- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385914 > TC94A23F (Toshiba Corporation) Single-chip CD Processor with Built-in Controller PDF資料下載
參數(shù)資料
| 型號： | TC94A23F |
| 廠商： | Toshiba Corporation |
| 英文描述： | Single-chip CD Processor with Built-in Controller |
| 中文描述： | 單芯片的CD處理器的控制器，內(nèi)置 |
| 文件頁數(shù)： | 12/20頁 |
| 文件大?。?/td> | 219K |
| 代理商： | TC94A23F |
TC94A23F
2002-02-06
12
Pin
Number
Symbol
Pin Name
Function and Operation
Remarks
81
DV
SR
R-channel D/A converter block ground pin
82
RO
R-channel data forward rotation output pin
83
DV
RR
R-channel reference voltage pin
84
DV
DD
D/A converter block power supply pin
85
DV
RL
L-channel reference voltage pin
86
LO
L-channel data forward rotation output pin
87
DV
SL
CD processor control
input/output
L-channel D/A converter block ground pin
90
RST
Reset input
Device system reset signal input pin.
While the
RST
is at Low level, reset is
applied. When the RST is at High level, the
CD block is in operation, and the controller
program starts from address 0.
Normally, when 2.7 V or higher voltage is
supplied to the MV
DD
when at 0 V, system
reset is applied (power-on reset). Fix the pin
to High level.
91
HOLD
Hold mode control
input
Input pin used to request or release hold
state.
Normally, the pin is used for inputting the CD
mode selection signal or battery detection
signal.
Halt states are Clock Stop mode (crystal
oscillator stops oscillation) and Wait mode
(CPU stops). The modes are entered using
the CKSTP and WAIT instructions.
By program, Clock Stop mode can be entered
by detection of Low level on the HOLD pin or
by forced execution. Clock Stop mode can be
released by detection of High level on the
HOLD pin or change in the HOLD pin input.
Executing the CKSTP instruction stops the
clock generator and the CPU, entering
memory backup state. During memory backup
state, current dissipation becomes low (1 A
or below). The display output and CMOS
output port automatically become Low level.
The N-channel open drain output becomes
off.
Regardless of the HOLD pin input state, Wait
mode is executed and current dissipation
becomes low. Crystal oscillator only on or
CPU operation suspended can be
programmed. When the crystal oscillator only
is on, all displays are at Low level. The other
pins are in Hold state. When CPU operation is
suspended, all states are held except that the
CPU is suspended. Wait mode is released by
a change of the HOLD pin input.
(Note)
To use Backup mode, turn off the
V
DD
pin (power supply for CD), and
enter Backup mode.
DV
DD
V
SS
DV
SL
/DV
SR
DV
DD
RO/LO
DV
RR
/DV
RL
MV
DD
MV
DD
相關PDF資料 |
PDF描述 |
|---|---|
| TC9WMA1FK | TOSHIBA CMOS Digital Integrated Circuits Silicon Monolithic |
| TCD1708D | TOSHIBA CCD LINEAR IMAGE SENSOR CCD |
| TCD2252D | CCD LINEAR IMAGE SENSOR |
| TCD2300C | CCD LINEAR IMAGE SENSOR |
| TCD2301C | CCD LINEAR IMAGE SENSOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TC94A29FAG | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic |
| TC94A29FB | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic |
| TC94A39 | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:CMOS Digital Intergrated Circuit |
| TC94A39FAG | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:Single-Chip CD Processor with Built-in Controller (CD-DX) |
| TC94A39FAG/FB | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:CMOS Digital Intergrated Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復。