- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383875 > T7234 Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7234 |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 27/116頁(yè) |
| 文件大小： | 1056K |
| 代理商： | T7234 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
Lucent Technologies Inc.
23
Microprocessor Interface Description
(continued)
Registers
(continued)
Table 6. Global Device Control—S/T-Interface (Address 02h)
Reg
GR2
Default State
on RESET
R/W
R/W
Bit 7
STOA
1
Bit 6
ACTSEL
ACTMODE/
INT pin
Bit 5
TDMEN
1
Bit 4
U2BDLN
1
Bit 3
SXE
1
Bit 2
SRESET
1
Bit 1
Bit 0
FT
1
SPWRUD
1
Register
GR2
Bit
0
Symbol
FT
Name/Description
Fixed/Adaptive Timing Control.
Controls mode of timing recovery on S/T-inter-
face if TDMEN = 0 (register GR2, bit 5). If TDMEN = 1, FT is ignored.
0—Fixed timing.
1—Adaptive timing (default).
S/T-Interface Powerdown Control.
When 0, this bit forces the S/T-interface to
remain in a powerdown mode. This is the same low-power mode the S/T-interface
is in when the T7256 is in its IDLE state with no activity on the U- or S/T-interfac-
es. In this mode, all S/T-interface circuits are powered down, except for circuits
required to detect an activation request from a TE.
0—Powerdown.
1—Normal (default).
S/T-Interface Reset.
While 0, this bit causes a reset of the S/T-interface, initial-
izing the interface in the same manner as the external RESET pin. Must be set to
1 for normal operation.
0—Reset.
1—Normal (default).
S/T-Interface D-Channel Echo Bit Control.
Controls data in E channel from NT
to TE on S/T-interface. This bit must be cleared during 2B+D loopbacks to meet
ITU-T I.430 requirements.
0—All 0s.
1—Echoes D channel from S/T receive path (default).
Nontransparent 2B+D Loopback Control.
When 0, this bit causes a nontrans-
parent loopback of 2B+D data from U receiver to U transmitter upstream of the
data flow matrix. Note that this loopback path is not as close to the S/T-interface
as the transparent loopback initiated by U2BDLT (register ECR0, bit 6). This loop-
back may be useful for test purposes. When this bit is set, the upstream data (NT
to LT direction) will be forced to all 1s until either ACTR = 1 (register CFR1, bit 0)
or XPCY = 0 (register GR1, bit 5).
0—2B+D loopback. All 1s 2B+D data is automatically generated towards the
TE.
1—No loopback (default).
TDM Bus Select.
Selects functions of pins 4, 7, 8, and 9.
0—TDM bus functions. Pins 4, 7, 8, and 9 configured as FS, TDMDI, TDMDO,
and TDMCLK, respectively. See DFR1 and TDR0 registers for TDM bus
programming details. Microprocessor register bits GR11, GR12, and GR20
control the PS2, PS1, and FT functions.
1—No TDM bus. Pins 4, 7, 8, and 9 configured as SYN8K/LBIND, FTE, PS2E,
and PS1E, respectively (default).
GR2
1
SPWRUD
GR2
2
SRESET
GR2
3
SXE
GR2
4
U2BDLN
GR2
5
TDMEN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7234A | Compliance with the New ETSI PSD Requirement |
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7234A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動(dòng)開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。