參數(shù)資料
型號： T7234
英文描述： Compliance with the New ETSI PSD Requirement
中文描述： 符合新的ETSI PSD的要求
文件頁數(shù)： 110/116頁
文件大?。?/td> 1056K
代理商： T7234
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
106
Lucent Technologies Inc.
Glossary
(continued)
ERC1:
eoc state machine control—
information register.
ESD:
Electrostatic discharge.
ETSI:
European Telecommunications
Standards Institute.
FEBE:
Far-end block error (register
CFR1, bit 5).
FSC[2:0]:
Frame strobe (FS) control,
(register TDR0, bits 2—0).
FSP:
Frame strobe (FS) polarity
(register TDR0, bit 3).
FT:
Fixed/adaptive timing control
(register GR2, bit 0).
FTE/TDMDI:
Fixed/adaptive timing mode
select.
GIR0:
Global interrupt register.
GND
A
:
Analog ground.
GND
O
:
Crystal oscillator ground.
GR0:
Global device control—device
configuration register.
GR1:
Global device control—
U-interface register.
GR2:
Global device control—
S/T-interface register.
HBM:
Human-body model.
HDLC:
High-level data link control.
HIGHZ:
High impedance control.
HN:
Hybrid
negative input for
U-interface.
HP:
Hybrid positive input for
U-interface.
I4C:
INFO 4 change (register SIR0,
bit 3).
I4CM:
INFO 4 change mask (register
SIR1, bit 3).
I4I:
INFO 4 indicator (register CFR1,
bit 7).
ILINT:
Insertion loss interrupt
(register MIR0, bit 1).
ILINTM:
Insertion loss interrupt mask
(register MIR1, bit 1).
ILOSS:
Insertion loss test control
(register CFR0, bit 0).
ILOSS:
Insertion loss test control.
ISDN:
Integrated services digital net-
work.
ITU-T:
International Telecommunication
Union-Telecommunication Sec-
tor.
I[8:1]R:
Receive eoc information
(register ECR3, bits 0—7).
I[8:1]T:
Transmit eoc information
(register ERC1, bits 0—7).
LON:
Line driver negative output for
U-interface.
LOP:
Line driver positive output for
U-interface.
LPBK:
U-interface analog loopback
(register GR1, bit 0).
MCR0:
Q-channel bits register.
MCR1:
S subchannel 1 register.
MCR2:
S subchannel 2 register.
MCR3:
S subchannel 3 register.
MCR4:
S subchannel 4 register.
MCR5:
S subchannel 5 register.
MINT:
Maintenance interrupt
(register GIR0, bit 2).
MIR0:
Maintenance interrupt register.
MIR1:
Maintenance interrupt mask
register.
MLT:
Metallic loop termination.
MULTIF:
Multiframing control (register
GR0, bit 5).
NEBE:
Near-end block error (register
CFR1, bit 4).
NTM:
NT test mode (register GR1, bit 3).
OOF:
Out of frame (register CFR1,
bit 2).
OPTOIN:
Optoisolator input.
OUSC:
Other U-interface state change
(register UIR0, bit 3).
相關(guān)PDF資料
PDF描述
T7234A Compliance with the New ETSI PSD Requirement
T7237A Compliance with the New ETSI PSD Requirement
T7256A Compliance with the New ETSI PSD Requirement
T7288 CEPT/E1 Line Interface(CEPT/E1 線接口)
T7290A DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7234A 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7237 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement
T7237A 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7240 制造商:TE Connectivity 功能描述:
T7-241A5 功能描述:撥動開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點電鍍: 照明:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*