- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383875 > T7234 Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7234 |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 13/116頁(yè) |
| 文件大?。?/td> | 1056K |
| 代理商： | T7234 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
Lucent Technologies Inc.
9
Pin Information
(continued)
Table 1. Pin Description
(continued)
* I
u
= input with internal pull-up; I
d
= input with internal pull-down.
Pin
25, 34,
40, 41
26
Symbol
GND
A
Type*
—
Name/Function
Analog Ground.
Ground leads for analog circuitry.
RNR
I
Receive Negative Rail for S/T-Interface.
Negative input of S/T-interface analog re-
ceiver. Connect to transformer through a 10 k
±
10% resistor.
Receive Positive Rail for S/T-Interface.
Positive input of S/T-interface analog re-
ceiver. Connect to transformer through a 10 k
±
10% resistor.
Common-Mode Voltage Reference for U-Interface Circuits.
Connect a
0.1
μ
F
±
20% capacitor to GND
A
(as close to the device pins as possible).
Positive Voltage Reference for U-Interface Circuits.
Connect a 0.1
μ
F
±
20% ca-
pacitor to GND
A
(as close to the device pins as possible).
Negative Voltage Reference for U-Interface Circuits.
Connect a 0.1
μ
F
±
20% ca-
pacitor to GND
A
(as close to the device pins as possible).
Hybrid Negative Input for U-Interface.
Connect directly to negative side of
U-interface transformer.
Line Driver Positive Output for U-Interface.
Connect to the U-interface transformer
through a 16.9
±
1% resistor.
Line Driver Negative Output for U-Interface.
Connect to the U-interface transform-
er through a 16.9
±
1% resistor.
Hybrid Positive Input for U-Interface.
Connect directly to positive side of
U-interface transformer.
Sigma-Delta A/D Negative Input for U-Interface.
Connect via an 820 pF
±
5%
capacitor to SDINP.
Sigma-Delta A/D Positive Input for U-Interface.
Connect via an 820 pF
±
5%
capacitor to SDINN.
Reset (Active-Low).
Asynchronous Schmitt trigger input. Reset halts data transmis-
sion, clears adaptive filter coefficients, resets the U-transceiver timing recovery cir-
cuitry, resets the S/T-interface transceiver, and sets all microprocessor register bits
to their default state. During reset, the U-interface transmitter produces 0 V and the
output impedance is 135
at tip and ring. The RESET pin can be used to implement
quiet mode maintenance testing (refer to pin 2 for more description). The states of
pins 11, 12, and 15 (ACTMODE/INT, SYN8K_CTL/SDI, and AUTOACT/SCK, respec-
tively) are latched on the rising edge of RESET. (See corresponding pin descriptions.)
An internal 100 k
pull-down resistor is on this pin. RESET must be held low for
1.5 ms after power on. Device is fully functional after an additional 1 ms.
High-Impedance Control (Active-Low).
Control of the high-impedance function. An
internal 100 k
pull-up resistor is on this pin.
Note:
This pin does not 3-state the an-
alog outputs.
0—All digital outputs enter high-impedance state.
1—No effect on device operation.
27
RPR
I
28
VRCM
—
29
VRP
—
30
VRN
—
31
HN
I
32
LOP
O
35
LON
O
36
HP
I
37
SDINN
I
38
SDINP
I
43
RESET
I
d
44
HIGHZ
I
u
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7234A | Compliance with the New ETSI PSD Requirement |
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7234A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動(dòng)開(kāi)關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。