參數(shù)資料
型號(hào)： STW81100ATR
廠商： 意法半導(dǎo)體
英文描述： MULTI-BAND RF FREQUENCY SYNTHESIZER WITH INTEGRATED VCOS
中文描述： 多波段射頻頻率合成器帶有集成的VCO
文件頁(yè)數(shù)： 15/23頁(yè)
文件大?。?/td> 915K
代理商： STW81100ATR
15/23
STW81100
8.1.4 STOP condition
A LOW to HIGH transition of the data bus SDA identifies start while the clock signal SCL is stable in the
HIGH state. A STOP condition terminates communications between the STW81100 and the Bus Master.
Figure 18.
8.1.5 Byte format and acknowledge
Every byte transferred on the SDA line must contain bits. Each byte must be followed by an acknowledge
bit. The MSB is transferred first.
An acknowledge bit is used to indicate a successful data transfer. The bus transmitter, either master or
slave, will release the SDA bus after sending 8 bits of data. During the 9th clock pulse the receiver pulls
the SDA low to acknowledge the receipt of 8 bits data.
Figure 19.
8.1.6 Device addressing
To start the communication between the Master and the STW81100, the master must initiate with a start
condition. Following this, the master sends onto the SDA line 8 bits (MSB first) corresponding to the device
select address and read or write mode.
The first 7 MSB‘s are the device address identifier, corresponding to the I
2
C-Bus definition. For the
STW81100 the address is set as “1100A
2
A
1
A
0
”, 3bits programmable. The 8th bit (LSB) is the read or write
operation bit (RW; set to 1 in read mode and to 0 in write mode).
After a START condition the STW81100STW81100 identifies on the bus the device address and, if
matched, it will acknowledge the identification on SDA bus during the 9th clock pulse.
8.1.7 Single-byte write mode
Following a START condition the master sends a device select code with the RW bit set to 0. The
STW81100 gives an acknowledge and waits for the internal sub-address (1 byte). This byte provides ac-
cess to any of the internal registers.
After the reception of the internal byte sub-address the STW81100 again responds with an acknowledge.
A single byte write to sub-address 00H would affect DATA_OUT[119:112], so a single byte write with sub-
address 07H would affect DATA_OUT[63:56] and so on.
SDA
SCL
START
STOP
SDA
SCL
START
//
//
FROM RECEIVER
1
2
3
7
8
9
MSB
ACKNOWLEDGMENT
相關(guān)PDF資料
PDF描述
STY140NS10 CAP 0.22UF 100V 10% X7R AXIAL TR-14
STY16NA90 N-Channel 900V-0.5Ω-16A- Max247 Extremely Low Gate Charge Power MOSFET(N溝道功率MOSFET)
STY34NB50 N-Channel 500V-0.11Ω-34A- Max247 PowerMESHTM MOSFET(N溝道MOSFET)
STZTA92 Medium Power Amplifier(硅平面外延工藝PNP晶體管)
SU-A36CH99-FREQ PECL/LVPECL HF VCXO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STW81100ATR-1 功能描述:鎖相環(huán) - PLL MULTI BAND RF FREQ SYNTHESIZER RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
STW81101 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multi-band RF frequency synthesizer with integrated VCOs
STW81101_07 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Multi-band RF frequency synthesizer with integrated VCOs
STW81101AT 功能描述:鎖相環(huán) - PLL INTER-N FREQUENCY SYNTHESIZER RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
STW81101ATR 功能描述:鎖相環(huán) - PLL WIRELESS INFRASTR. RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*