- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380763 > STE2001DIE1 (意法半導(dǎo)體) 65 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | STE2001DIE1 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 65 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER |
| 中文描述： | 65 × 128單芯片LCD控制器/驅(qū)動(dòng) |
| 文件頁(yè)數(shù)： | 6/36頁(yè) |
| 文件大?。?/td> | 326K |
| 代理商： | STE2001DIE1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
STE2001
6/36
Notes: 1.
2. RES may be LOW or HIGH before V
DD1
goes HIGH.
3. If T
w(RES)
is longer than 500ns (typical) a reset may be generated.
4. All timing values are valid within the operating supply voltage and ambient temperature ranges and referenced to V
IL
and V
IH
with
an input voltage swing of V
SS
to V
DD
5. The rise and fall times specified here refer to the driver device and are part of general Hs-mode specification.
6. The device inputs SDA and SCL are filtered and will reject any spike on the bus-lines of with T
SW
7. Cb is the capacitive load for each bus line.
8. T
H5
is the timefrom the previous SCLK positive edge to the negative edge of SCE
9. For bus line loads Cb between 100 and 400pF the timing parameters must be linearly interpolated
10.C
VLCD
is the filteringcapacitor on VLCDOUT
11.If T
w(RES)
is shorter than max. value a reset pulse is rejected.
T
fDA
Cb=100pF
25
ns
T
fDA
Cb=400pF
120
ns
C
b
Capacitive load for SDAH and
SCLH
100
400
pF
C
b
Capacitive load for SDAH + SDA
line and SCLH + SCL line
400
pF
T
SW
note 5
10
ns
PARALLEL INTERFACE
T
CY(EN)
Enable Cycle Time
V
DD
= 4.5V; Write
125
ns
T
W(EN)
Enable Pulse width
V
DD
= 4.5V; Write
60
ns
T
SU(A)
Address Set-up Time
V
DD
= 4.5V; Write
30
ns
T
H(A)
Address Hold Time
V
DD
= 4.5V; Write
50
ns
T
SU(D)
Data Set-Up Time
V
DD
= 4.5V; Write
30
ns
T
H(D)
Data Hold Time
V
DD
= 4.5V; Write
50
ns
SERIAL INTERFACE
F
SCLK
Clock Frequency
V
DD
= 4.5V
8
MHz
V
DD1
= 1.8V
5
MHz
T
CYC
Clock Cycle SCLK
V
DD
= 4.5V
125
ns
T
PWH1
SCLK pulse width HIGH
V
DD
= 4.5V
70
ns
T
PWL1
SCLK Pulse width LOW
V
DD
= 4.5V
70
ns
T
S2
SCE setup time
50
ns
T
H2
SCE hold time
50
ns
T
PWH2
SCE minimum high time
60
ns
T
H5
SCE start hold time
Note 8
60
ns
T
S3
SD/C setup time
60
ns
T
H3
SD/C hold time
40
ns
T
S4
SDIN setup time
40
ns
T
H4
SDIN hold time
40
ns
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
F
frame
f
---------
=
ELECTRICAL CHARACTERISTICS
(continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STE2001DIE2 | 65 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER |
| STE2004S | M16C; M16C/60 Series; Microcontroller; Bit Size: 32/16-bit CISC; ROM: 320K; RAM: 31K; ROM Type: Mask ROM; CPU: M16C/60 core; Minimum Instruction Execution Time (ns): 41.7 (@24MHz); Operating Frequency / Supply Voltage: 24MHz/3.0 to 5.5V, 10MHz/2.7 to 5.5V; Operating Ambient Temperature (°C): -20 to 85, -40 to 85; Package Code: PLQP0128KB-A (128P6Q-A) |
| STE2004SDIE2 | 102 x 65 single-chip LCD controller/driver |
| STE2130S | 240RGB x 320 single chip true 262K color controller/driver |
| STE26NA90 | N-Channel 900V-0.25Ω-26A-ISOTOP Fast Power MOSFET(N溝道快速功率MOSFET) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STE2001DIE2 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:65 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER |
| STE2002 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:81 x 128 single-chip LCD controller/driver |
| STE2002_06 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:81 x 128 single-chip LCD controller/driver |
| STE2002DIE1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:81 x 128 single-chip LCD controller/driver |
| STE2002DIE2 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:81 x 128 single-chip LCD controller/driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。