
Preliminary Specifications
FlashFlex51 MCU
SST89E564RD / SST89V564RD / SST89E554RC / SST89V554RC
9
2001 Silicon Storage Technology, Inc.
S71207-00-000
9/01
555
P3[3]
P3[4]
P3[5]
P3[6]
P3[7]
PSEN#
I
I
I
INT1#:
External Interrupt 1 Input
T0:
External count input to Timer/Counter 0
T1:
External count input to Timer/Counter 1
WR#:
External Data Memory Write strobe
RD#:
External Data Memory Read strobe
Program Store Enable:
PSEN# is the Read strobe to External Program Store. When the
device is executing from Internal Program Memory, PSEN# is inactive (V
OH
). When the
device is executing code from External Program Memory, PSEN# is activated twice each
machine cycle, except when access to External Data Memory while one PSEN# activation is
skipped in each machine cycle. A forced high-to-low input transition on the PSEN# pin while
the RST input is continually held high for more than ten machine cycles will cause the device
to enter External Host mode for programming.
Reset:
While the oscillator is running, a high logic state on this pin for two machine cycles will
reset the device. After a reset, if the PSEN# pin is driven by a high-to-low input transition
while the RST input pin is held high, the device will enter the External Host mode, otherwise
the device will enter the Normal operation mode.
External Access Enable:
EA# must be driven to V
IL
in order to enable the device to fetch
code from the External Program Memory. EA# must be driven to V
IH
for internal program exe-
cution. However, Security lock level 4 will disable EA#, and program execution is only possi-
ble from internal program memory. The EA# pin can tolerate a high voltage
2
of 12V
(see “Absolute Maximum Stress Ratings” on page 51).
Address Latch Enable:
ALE is the output signal for latching the low byte of the address dur-
ing accesses to external memory. This pin is also the programming pulse input (PROG#) for
the external host mode. ALE is activated twice each machine cycle, except when access to
External Data Memory, one ALE activation is skipped in the second machine cycle. However,
if AO is set to 1, ALE is disabled. (see “Auxiliary Register (AUXR)” on page 20)
Oscillator:
Input and output to the inverting oscillator amplifier. XTAL1 is input to internal
clock generation circuits from an external clock source.
Power Supply:
Supply voltage during normal, Idle, Power Down, and Standby Mode opera-
tions.
Ground:
Circuit ground. (0V reference)
O
O
I/O
RST
I
EA#
I
ALE/PROG#
I/O
XTAL1
XTAL2
V
DD
I
O
I
V
SS
I
T2-1.0 555
1. I = Input; O = Output
2. It is not necessary to receive a 12V programming supply voltage during flash programming.
TABLE
2-1: P
IN
D
ESCRIPTIONS
(C
ONTINUED
) (2
OF
2)
Symbol
Type
1
Name and Functions