- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98084 > SNA7412ZHK (TEXAS INSTRUMENTS INC) PCMCIA BUS CONTROLLER, PBGA216 PDF資料下載
參數(shù)資料
| 型號(hào)： | SNA7412ZHK |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCMCIA BUS CONTROLLER, PBGA216 |
| 封裝： | GREEN, PLASTIC, MICRO BGA-216 |
| 文件頁數(shù)： | 93/271頁 |
| 文件大小： | 3240K |
| 代理商： | SNA7412ZHK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁當(dāng)前第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁
OHCI Registers
166
September 2005
SCPS110
8.19 Isochronous Receive Channel Mask High Register
The isochronous receive channel mask high set/clear register enables packet receives from the upper 32
isochronous data channels. A read from either the set register or clear register returns the content of the
isochronous receive channel mask high register. See Table 813 for a complete description of the register
contents.
OHCI register offset:
70h
set register
74h
clear register
Register type:
Read/Set/Clear
Default value:
XXXX XXXXh
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
X
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
X
Table 813. Isochronous Receive Channel Mask High Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
31
isoChannel63
RSC
When bit 31 is set to 1b, the controller is enabled to receive from isochronous channel number 63.
30
isoChannel62
RSC
When bit 30 is set to 1b, the controller is enabled to receive from isochronous channel number 62.
29
isoChannel61
RSC
When bit 29 is set to 1b, the controller is enabled to receive from isochronous channel number 61.
28
isoChannel60
RSC
When bit 28 is set to 1b, the controller is enabled to receive from isochronous channel number 60.
27
isoChannel59
RSC
When bit 27 is set to 1b, the controller is enabled to receive from isochronous channel number 59.
26
isoChannel58
RSC
When bit 26 is set to 1b, the controller is enabled to receive from isochronous channel number 58.
25
isoChannel57
RSC
When bit 25 is set to 1b, the controller is enabled to receive from isochronous channel number 57.
24
isoChannel56
RSC
When bit 24 is set to 1b, the controller is enabled to receive from isochronous channel number 56.
23
isoChannel55
RSC
When bit 23 is set to 1b, the controller is enabled to receive from isochronous channel number 55.
22
isoChannel54
RSC
When bit 22 is set to 1b, the controller is enabled to receive from isochronous channel number 54.
21
isoChannel53
RSC
When bit 21 is set to 1b, the controller is enabled to receive from isochronous channel number 53.
20
isoChannel52
RSC
When bit 20 is set to 1b, the controller is enabled to receive from isochronous channel number 52.
19
isoChannel51
RSC
When bit 19 is set to 1b, the controller is enabled to receive from isochronous channel number 51.
18
isoChannel50
RSC
When bit 18 is set to 1b, the controller is enabled to receive from isochronous channel number 50.
17
isoChannel49
RSC
When bit 17 is set to 1b, the controller is enabled to receive from isochronous channel number 49.
16
isoChannel48
RSC
When bit 16 is set to 1b, the controller is enabled to receive from isochronous channel number 48.
15
isoChannel47
RSC
When bit 15 is set to 1b, the controller is enabled to receive from isochronous channel number 47.
14
isoChannel46
RSC
When bit 14 is set to 1b, the controller is enabled to receive from isochronous channel number 46.
13
isoChannel45
RSC
When bit 13 is set to 1b, the controller is enabled to receive from isochronous channel number 45.
12
isoChannel44
RSC
When bit 12 is set to 1b, the controller is enabled to receive from isochronous channel number 44.
11
isoChannel43
RSC
When bit 11 is set to 1b, the controller is enabled to receive from isochronous channel number 43.
10
isoChannel42
RSC
When bit 10 is set to 1b, the controller is enabled to receive from isochronous channel number 42.
9
isoChannel41
RSC
When bit 9 is set to 1b, the controller is enabled to receive from isochronous channel number 41.
8
isoChannel40
RSC
When bit 8 is set to 1b, the controller is enabled to receive from isochronous channel number 40.
7
isoChannel39
RSC
When bit 7 is set to 1b, the controller is enabled to receive from isochronous channel number 39.
6
isoChannel38
RSC
When bit 6 is set to 1b, the controller is enabled to receive from isochronous channel number 38.
5
isoChannel37
RSC
When bit 5 is set to 1b, the controller is enabled to receive from isochronous channel number 37.
4
isoChannel36
RSC
When bit 4 is set to 1b, the controller is enabled to receive from isochronous channel number 36.
3
isoChannel35
RSC
When bit 3 is set to 1b, the controller is enabled to receive from isochronous channel number 35.
2
isoChannel34
RSC
When bit 2 is set to 1b, the controller is enabled to receive from isochronous channel number 34.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN260Q | LOCAL AREA NETWORK CONTROLLER, QCC40 |
| SN54128J | TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, CDIP14 |
| SNJ54128W | TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, CDFP14 |
| SN54132J | TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, CDIP14 |
| SN74S132N3 | S SERIES, QUAD 2-INPUT NAND GATE, PDIP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNAA_FSB560A WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| SNAB043A1YFFR | 制造商:Texas Instruments 功能描述: |
| SNAC-6 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Supplementary notification appliance circuit panel |
| SNAC-9 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Supplementary notification appliance circuit panel |
| SNACT7200L35RJ | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。