
SiI
1161
PanelLink Receiver
Data Sheet
SiI
-DS-0096-D
8
SiI
161B (Compatible) Mode AC Specifications
AC timings are provided here in setup/hold format at 165MHz for ease of direct comparison to the
SiI
161B part.
Timing specifications in Table 4 apply to worst-case one pixel per clock mode. For other modes and frequencies
use the
SiI
1161 Mode timings and calculation methodology, “Calculating Setup and Hold Times” on Page 12.
Table 4.
SiI
161B Mode AC Specifications
Strap option: ST=0 (Low Drive Strength)
Parameter
Conditions
C
L
=5pF
C
L
=5pF
C
L
=5pF
C
L
=5pF
Limits (ns)
Data, HSYNC, VSYNC
D
HLT
1-to-0 Transition
D
LHT
0-to-1 Transition
ODCK, DE
D
HLT
1-to-0 Transition
D
LHT
0-to-1 Transition
Timing @ 165MHz
Max
2.5
2.0
Max
1.5
1.7
Min
Min
OCK_INV=0
0.9
0.2
2.8
3.6
OCK_INV=1
1.2
0.4
2.4
2.6
T
SETUP
T
HOLD
Data
DE, HSYNC, VSYNC
Data
DE, HSYNC, VSYNC
C
L
=5pF
C
L
=5pF
C
L
=5pF
C
L
=5pF
Strap option: ST=1 (High Drive Strength)
Parameter
Conditions
C
L
=10pF
C
L
=10pF
C
L
=10pF
C
L
=10pF
Limits (ns)
Data, HSYNC, VSYNC
D
HLT
1-to-0 Transition
D
LHT
0-to-1 Transition
ODCK, DE
D
HLT
1-to-0 Transition
D
LHT
0-to-1 Transition
Timing @ 165MHz
Max
2.5
2.0
Max
1.2
1.4
Min
Min
OCK_INV=0
0.9
0.6
2.8
3.1
OCK_INV=1
1.2
1.1
2.2
2.1
T
SETUP
T
HOLD
Data
DE, HSYNC, VSYNC
Data
DE, HSYNC, VSYNC
C
L
=10pF
C
L
=10pF
C
L
=10pF
C
L
=10pF
Notes
1. All transitions are specified at worst case of 70oC with minimum VCC.
2. ODCK and DE output pins should be loaded with 10pF when ST=0 and 20pF when ST=1. If layout requires only a
point-to-point, one load net, a discrete 10pF capacitor should be added to the net to create these loads. See Figure
3.