參數(shù)資料
型號(hào): SI5366-C-GQR
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 14/32頁(yè)
文件大小: 0K
描述: IC CLOCK MULTIPLIER PREC 100TQFP
標(biāo)準(zhǔn)包裝: 250
系列: DSPLL®
類(lèi)型: 時(shí)鐘放大器,振動(dòng)衰減器
PLL:
輸入: 時(shí)鐘
輸出: CML,CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 4:5
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.05GHz
除法器/乘法器: 無(wú)/是
電源電壓: 1.71 V ~ 2.75 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-TQFP(14x14)
包裝: 帶卷 (TR)
Si5366
Rev. 1.0
21
49
LOL
O
LVCMOS
PLL Loss of Lock Indicator.
This pin functions as the active high PLL loss of lock indicator.
0 = PLL locked.
1 = PLL unlocked.
50
DBL_FS
I
3-Level
FS_OUT Disable.
This pin performs the following functions:
L = Normal operation. Output path is active and signal format is
determined by SFOUT inputs.
M = CMOS signal format. Overrides SFOUT signal format to
allow FS_OUT to operate in CMOS format while the clock out-
puts operate in a differential output format.
H = Powerdown. Entire FS_OUT divider and output buffer path
is powered down.
This pin has both weak pull-ups and weak pull-downs and
defaults to M.Some designs may require an external resistor
voltage divider when driven by an active device that will tri-
state.
51
CK_CONF
I
LVCMOS
Input Clock Configuration Control.
This pin controls the input clock configuration.
0 = CKIN1, 2, 3, 4 inputs, no FS_OUT alignment.
1 = CKIN1, 3 and CKIN2, 4 clock/FSYNC pairs.
This pin has a weak pull-down.
54
DEC
I
LVCMOS
Coarse Skew Decrement.
A pulse on this pin decreases the input to output device skew
by 1/fOSC (approximately 200 ps). Detailed operations and tim-
ing characteristics for this pin may be found in the Any-Fre-
quency Precision Clock Family Reference Manual. There is no
limit on the range of skew adjustment by this method. If both
INC and DEC are tied high, phase buildout is disabled and the
device maintains a fixed-phase relationship between the
selected input clock and the output clock during an input clock
switch. Detailed operations and timing characteristics for this
pin may be found in the Any-Frequency Precision Clock Family
Reference Manual.
This pin has a weak pull-down.
55
INC
I
LVCMOS
Coarse Skew Increment.
A pulse on this pin increases the input to output skew by 1/fOSC
(approximately 200 ps). Detailed operations and timing charac-
teristics for this pin may be found in the Any-Frequency Preci-
sion Clock Family Reference Manual. There is no limit on the
range of skew adjustment by this method. If both INC and DEC
are tied high, phase buildout is disabled and the device main-
tains a fixed-phase relationship between the selected input
clock and the output clock during an input clock switch.
Detailed operations and timing characteristics for this pin may
be found in the Any-Frequency Precision Clock Family Refer-
ence Manual.
Note: INC does not increase skew if NI_HS = 4.
This pin has a weak pull-down.
Table 8. Si5366 Pin Descriptions (Continued)
Pin #
Pin Name
I/O
Signal Level
Description
相關(guān)PDF資料
PDF描述
VE-J0F-MZ-F3 CONVERTER MOD DC/DC 72V 25W
VE-J0F-MZ-F1 CONVERTER MOD DC/DC 72V 25W
VE-JTH-MZ-F4 CONVERTER MOD DC/DC 52V 25W
VE-JTF-MZ-F4 CONVERTER MOD DC/DC 72V 25W
VE-J0D-MZ-F4 CONVERTER MOD DC/DC 85V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5366-EVB 制造商:Silicon Laboratories Inc 功能描述:
SI5367 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:レP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
Si5367/68-EVB 功能描述:時(shí)鐘和定時(shí)器開(kāi)發(fā)工具 Si5367/Si5368 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類(lèi)型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
Si5367A-B-GQ 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 uP-PROGRAMMABE CLK MULT 10 MHZ-1.4 GHZ RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
SI5367A-B-GQR 制造商:Silicon Laboratories Inc 功能描述: