- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9189 > SI5338A-A-GM (Silicon Laboratories Inc)IC CLK GEN QUAD 700MHZ 24-QFN PDF資料下載
參數(shù)資料
| 型號： | SI5338A-A-GM |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 14/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK GEN QUAD 700MHZ 24-QFN |
| 標準包裝： | 490 |
| 系列： | MultiSynth™ |
| 類型： | 時鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | CML，HCSL，HSCL，LVDS，LVPECL，晶體 |
| 輸出： | CMOS，HCSL. HSTL. LVDS. LVPECL. SSTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:4 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 700MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 1.71 V ~ 3.63 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 24-QFN（4x4） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 628 (CN2011-ZH PDF) |
| 配用： | 336-1747-ND - KIT PROG FIELD SI5338/4/0 336-1556-ND - BOARD EVALUATION SI5338 |
| 其它名稱： | 336-1553-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Si5338
Rev. 1.3
21
3.5.1. Ordering a Custom NVM Configuration
The Si5338 is orderable with a factory-programmed
custom NVM configuration. This is the simplest way of
using the Si5338 since it generates the desired output
frequencies at power-up or after a power-on reset
(POR). This default configuration can be reconfigured in
RAM through the I2C interface after power-up (see
Custom 7-bit I2C addresses may also be requested.
Note that for the A/B/C devices, the I2C LS bit address
is the logical “or” of the I2C address LS bit in Register 27
and the state of the I2C_LSB pin. If I2C_LSB pin
functionality is required, custom I2C addresses may
only be even numbers. For all other variants of the
device, custom I2C addresses may be even or odd
numbers.
See
the
Si5338
Reference
Manual:
Configuring the Si5338 without ClockBuilder Desktop
for more details.
The first step in ordering a custom device is generating
an NVM file which defines the input and output clock
frequencies and signal formats. This is easily done
using the ClockBuilder Desktop software (see "3.1.1.
GUI based software generates an NVM file, which is
used by the factory to manufacture custom parts. Each
custom part is marked with a unique part number
identifying the specific configuration (e.g., Si5338C-
A00100-GM). Consult your local sales representative
for more details on ordering a custom Si5338.
3.5.2. Creating a New Configuration for RAM
Any Si5338 device can be configured by writing to
registers in RAM through the I2C interface. A non-
factory programmed device must be configured in this
manner.
The first step is to determine all the register values for
the required configuration. This can be accomplished by
one of two methods.
1. Create a device configuration (register map) using
ClockBuilder Desktop (v3.0 or later; see "3.1.1.
a. Configure the frequency plan.
b. Configure the output driver format and supply
voltage.
c. Configure frequency and/or phase inc/dec (if
desired).
d. Configure spread spectrum (if desired).
e. Configure for zero-delay mode (if desired,
f.
If needed go to the Advanced tab and make
additional configurations.
g. Save the configuration using the Options >
Save Register Map File or Options > Save C
code Header.
2. Create a device configuration, register by register,
using the Si5338 Reference Manual.
3.5.3. Writing a Custom Configuration to RAM
Writing a new configuration (register map) to the RAM
consists of pausing the LOL state-machine, writing new
values to the IC accounting for the write-allowed mask
(see the Si5338 Reference Manual, “10. Si5338
Registers”), validating the input clock or crystal, locking
the PLL to the input with the new configuration,
restarting the LOL state-machine, and calibrating the
VCO for robust operation across temperature. The flow
chart in Figure 9 enumerates the details:
Note: The write-allowed mask specifies which bits must be
read and modified before writing the entire register
byte (a.k.a. read-modify-write). “AN428: Jump Start: In-
System, Flash-Based Programming for Silicon Labs’
Timing Products” illustrates the procedure defined in
Section 3.5.2 with ANSI C code.
相關PDF資料 |
PDF描述 |
|---|---|
| ICS87608AYILF | IC CLK GEN ZD PCI/PCI-X 32-LQFP |
| VI-2VP-MX-B1 | CONVERTER MOD DC/DC 13.8V 75W |
| ICS87002AG-02LF | IC CLK GENERATOR ZD 1:2 20-TSSOP |
| VI-B43-MW-B1 | CONVERTER MOD DC/DC 24V 100W |
| VI-B1Z-MV-B1 | CONVERTER MOD DC/DC 2V 60W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SI5338A-A-GMR | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C-program Clk gen 0.16 - 710 MHz RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI5338A-B00302-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
| SI5338A-B00302-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| SI5338A-B00419-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
| SI5338A-B01206-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。