參數(shù)資料
型號(hào)： SI5100-H-GL
廠(chǎng)商： Silicon Laboratories Inc
文件頁(yè)數(shù)： 8/40頁(yè)
文件大小： 0K
描述： IC TXRX SONET/SDH LP HS 195PBGA
標(biāo)準(zhǔn)包裝： 119
系列： SiPHY™
類(lèi)型： 收發(fā)器
驅(qū)動(dòng)器/接收器數(shù)： 1/1
規(guī)程： SONET/SDH
電源電壓： 1.71 V ~ 1.89 V
安裝類(lèi)型： 表面貼裝
封裝/外殼： 195-LBGA
供應(yīng)商設(shè)備封裝： 195-BGA（15x15）
包裝： 托盤(pán)
Si5100
16
Rev. 1.5
than the amount specified in Table 5 on page 10.
The RXLOL output is asserted automatically if a valid
reference clock is not detected.
The RXLOL output is also asserted whenever the loss
of signal alarm (LOS) is active, provided that the LTR
input is set high (i.e. provided that the device is not
configured for lock-to-reference mode).
5.3.3. Lock-to-Reference
The lock-to-reference (LTR) input can be utilized to
ensure the presence of a stable output clock during a
loss-of-signal alarm (LOS). When LTR is asserted, the
CDR is prevented from phase locking to the data signal
and the CDR locks the RXCLKOUT1 and RXCLKOUT2
outputs to the reference clock. In typical applications,
the LOS output is tied to the LTR input to force a stable
output clock during a loss-of-signal condition.
5.4. Deserialization
The Si5100 deserializes the high-speed data from the
CDR and outputs the deserialized data on the 16-bit
parallel data bus RXDOUT[15:0]. The demultiplexer
used for deserialization is configured by the MODE16
pin to output either 4-bit or 16-bit data words on the bus.
The data words are output on RXDOUT[15:0] with the
rising edge of RXCLK1. When the demultiplexer is
configured to output 4-bit data words, the data is output
on RXDOUT[3:0].
5.4.1. Serial Input to Parallel Output Relationship
The Si5100 provides the capability to select the order in
which the received serial data is mapped to the parallel
output bus RXDOUT[15:0]. The mapping of the receive
bits to the output data word is controlled by the
RXMSBSEL input. When RXMSBSEL is set low, the
first bit received is output on RXDOUT0, and the
following bits are output in order on RXDOUT1 through
RXDOUT15
(RXDOUT1
through
RXDOUT3
if
MODE16 = 0). When RXMSBSEL is set high, the first
bit received is output on RXDOUT15 (RXDOUT3), and
the following bits are output in order on RXDOUT14
(RXDOUT2) through RXDOUT0.
5.5. Voltage Reference Output
The Si5100 provides an output voltage reference that
can be used by external circuitry to set the LOS
threshold, slicing level, or sampling phase adjustment
input voltage levels. One possible implementation uses
a resistor divider to set the control voltage for the
LOSLVL,
SLICELVL,
or
PHASEADJ
inputs.
An
alternative is the use of a digital-to-analog converters
(DACs) to set the control voltages. With this approach,
VREF is used to set the range of the DAC outputs. The
voltage on the VREF output is nominally 1.25 V.
Figure 4. Typical LOSLVL Transfer Curve, Absolute Slice Mode (SLICEMODE = 0)
0
50
100
150
200
250
300
350
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
LOSLV (V)
V
LO
S
(m
V)
Assert
DeAssert
V L
O
S
=
.9
58
LOS
LV
L
V LO
S
= .
76
2 L
OS
LV
L
相關(guān)PDF資料
PDF描述
IDT72V3650L7-5BB IC FIFO SS 2048X36 7-5NS 144BGA
MS27513E22F21PB CONN RCPT 21POS BOX MNT W/PINS
MS27472T10F13PA CONN RCPT 13POS WALL MT W/PINS
VI-25B-IW-F4 CONVERTER MOD DC/DC 95V 100W
VE-21J-MX-F2 CONVERTER MOD DC/DC 36V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI-51010-F 制造商:Bel Fuse 功能描述:- Trays
SI-51011-F 制造商:BEL 制造商全稱(chēng):Bel Fuse Inc. 功能描述:SI-51011-F
SI-51012-F 制造商:BEL 制造商全稱(chēng):Bel Fuse Inc. 功能描述:SI-51012-F
SI-51013-F 制造商:Bel Fuse 功能描述:- Bulk
SI-51014-F 功能描述:CONN MAGJACK 1PT GIGABIT SHLD RoHS:是 類(lèi)別:連接器，互連式 >> 模塊 - 帶磁性元件的插座 系列:MagJack® ST SI-50000 標(biāo)準(zhǔn)包裝:63 系列:Mag45 連接器類(lèi)型:RJ45 端口數(shù):1 行數(shù):1 安裝類(lèi)型:面板安裝，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 顏色:綠 - 綠 每一插座芯體的數(shù)目:5 屏蔽:屏蔽 翼片方向:上 特點(diǎn):板鎖 包裝:托盤(pán)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*