![](http://datasheet.mmic.net.cn/Silicon-Laboratories-Inc/SI5100-G-BC_datasheet_99680/SI5100-G-BC_11.png)
Si5100
Rev. 1.5
11
Table 6. AC Characteristics (Transmitter Clock Multiplier)1
(VDD =1.8 V ±5%, TA = –20 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Jitter Transfer Bandwidth
(OC–48: 2.48832 Gbps)
JBW
BWSEL[1:0] = 00
BWSEL[1:0] = 01
BWSEL[1:0] = 10
BWSEL[1:0] = 11
—
12
50
120
200
kHz
Jitter Transfer Bandwidth
(FEC: 2.66667 Gbps)
JBW
BWSEL[1:0] = 00
BWSEL[1:0] = 01
BWSEL[1:0] = 10
BWSEL[1:0] = 11
—
12
50
120
200
kHz
Jitter Transfer Peaking
—
0.05
0.1
dB
Acquisition Time
TAQ
Valid REFCLK
BWSEL[1:0] = 11
——
20
ms
Input Reference Clock Frequency
RCFREQ
REFRATE = 1
REFRATE = 0
—
155
78
169
84.4
MHz
Input Reference Clock Duty
Cycle
RCDUTY
40
—
60
%
Input Reference Clock Frequency
Tolerance
RCTOL
–100
—
100
ppm
Random rms Jitter Generation,
TXCLKOUT (PRBS 31)2
JGEN(rms)
BWSEL[1:0] = 00
BWSEL[1:0] = 01
BWSEL[1:0] = 10
BWSEL[1:0] = 11
—
2.5
2.0
1.7
3.4
2.4
2.1
1.8
mUIrms
Total Peak-to-Peak Jitter Genera-
tion, TXCLKOUT, TXDOUT
(PRBS 31)2
JGEN(pp)
BWSEL[1:0] = 00
BWSEL[1:0] = 01
BWSEL[1:0] = 10
BWSEL[1:0] = 11
—
25.5
24.0
22.0
34
33
27
26
mUIpp
Notes:
1. Bellcore specifications: GR-253-CORE, Issue 3, September 2000.
2. Full duplex; REFCLK = 155 MHz.