- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9967 > SI5100-H-GL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195PBGA PDF資料下載
參數(shù)資料
| 型號： | SI5100-H-GL |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 28/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195PBGA |
| 標(biāo)準(zhǔn)包裝： | 119 |
| 系列： | SiPHY™ |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 1.71 V ~ 1.89 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 195-LBGA |
| 供應(yīng)商設(shè)備封裝： | 195-BGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Si5100
34
Rev. 1.5
M9
TXMSBSEL
I
LVTTL
Transmit Data Bus Bit Order Select.
This input determines the order in which data
bits received on the TXDIN[15:0] bus are trans-
mitted on the high-speed serial output TXDOUT.
For TXMSBSEL = 0, data on TXDIN0 is trans-
mitted first followed by TXDIN1 through
TXDIN15 (TXDIN1 through TXDOUT3 if
MODE16 = 0).
For TXMSBSEL = 1, TXDIN15 (TXDIN3) is
transmitted first followed by TXDIN14 (TXDIN2)
through TXDIN0.
Note: This input has an internal pulldown.
L3
TXREXT
Transmitter External Bias Resistor.
This resistor is used by the transmitter circuitry
to establish bias currents within the device. This
pin must be connected to GND through a
3.09 k
1resistor.
M12
TXSQLCH
I
LVTTL
Transmit Data Squelch.
When TXSQLCH is set low, the output data
stream on TXDOUT is forced to a zero state. Set
TXSQLCH high for normal operation.
The TXSQLCH input is ignored when operating
in line loopback mode (LLBK = 0).
Note: This input has an internal pullup.
E5–10, F5–10,
G5–10, H5–10,
J5–10, K5–10
VDD
1.8 V
Supply Voltage.
Nominally 1.8 V.
H3
VDDIO
1.8 V or 3.3 V
LVTTL I/O Supply Voltage.
Connect to either 1.8 or 3.3 V. When connected
to 3.3 V, LVTTL compatible voltage swings are
supported on the LVTTL inputs and LVTTL out-
puts of the device.
C5
VREF
O
Voltage Ref
Voltage Reference.
The Si5100 provides an output voltage reference
that can be used by an external circuit to set the
LOS threshold, slicing level, or sampling phase
adjustment. The equivalent resistance between
this pin and GND should not be less than 10 k
.
The reference voltage is nominally 1.25 V.
Pin Number(s)
Name
I/O
Signal Level
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
| MS27472T10F13PA | CONN RCPT 13POS WALL MT W/PINS |
| VI-25B-IW-F4 | CONVERTER MOD DC/DC 95V 100W |
| VE-21J-MX-F2 | CONVERTER MOD DC/DC 36V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
| SI-51014-F | 功能描述:CONN MAGJACK 1PT GIGABIT SHLD RoHS:是 類別:連接器，互連式 >> 模塊 - 帶磁性元件的插座 系列:MagJack® ST SI-50000 標(biāo)準(zhǔn)包裝:63 系列:Mag45 連接器類型:RJ45 端口數(shù):1 行數(shù):1 安裝類型:面板安裝，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 顏色:綠 - 綠 每一插座芯體的數(shù)目:5 屏蔽:屏蔽 翼片方向:上 特點:板鎖 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。