- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16517 > SI3220PPT0-EVB (Silicon Laboratories Inc)BOARD EVAL W/SI3200 INTERFACE PDF資料下載
參數(shù)資料
| 型號： | SI3220PPT0-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 17/112頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL W/SI3200 INTERFACE |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3220 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Si3220/25 Si3200/02
12
Rev. 1.3
Not
Recommended
fo
r N
ew
D
esi
gn
s
Noise Performance
Idle Channel Noise6
C-Message weighted
—
12
15
dBrnC
Psophometric weighted
—
–78
–75
dBmP
3 kHz flat
—
18
dBrn
PSRR from VDD1 – VDD4
RX and TX, dc to 3.4 kHz
40
—
dB
PSRR from VBAT
RX and TX, dc to 3.4 kHz
60
—
dB
Longitudinal Performance
Longitudinal to Metallic/PCM
Balance (forward or reverse)
200Hz to 1kHz
58
70
—
dB
1kHz to 3.4kHz
53
58
—
dB
Metallic/PCM to Longitudinal
Balance
200 Hz to 3.4 kHz
40
—
dB
Longitudinal Impedance7
200 Hz to 3.4 kHz at TIP or RING
Register-dependent
OBIAS/ABIAS
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
—
50
25
20
—
Longitudinal Current per Pin7
Active off-hook
200Hz to 3.4kHz
Register-dependent
OBIAS/ABIAS
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
—
4
8
10
—
mA
Table 5. AC Characteristics (Continued)
(VDD, VDD1 – VDD4 = 3.13 to 5.25 V, TA = 0 to 70 °C for K/F-Grade, –40 to 85 °C for B/G-Grade)
Parameter
Test Condition
Min
Typ
Max
Unit
Notes:
1. The input signal level should be 0 dBm0 for frequencies greater than 100 Hz. For 100 Hz and below, the level should
be –10 dBm0. The output signal magnitude at any other frequency will be smaller than the maximum value specified.
2. Analog signal measured as VTIP – VRING. Assumes ideal line impedance matching.
3. The quantization errors inherent in the /A-law companding process can generate slightly worse gain tracking
performance in the signal range of 3 to –37 dB for signal frequencies that are integer divisors of the 8 kHz PCM
sampling rate.
4. The digital gain block is a linear multiplier that is programmable from –
to +6 dB. The step size in dB varies over the
complete range. See "3.25. Audio Path Processing" on page 70.
5. VDD1 – VDD4 = 3.3 V, VBAT = –52 V, no fuse resistors, RL = 600 , ZS = 600 synthesized using RS register
coefficients.
6. The level of any unwanted tones within the bandwidth of 0 to 4 kHz does not exceed –55 dBm.
7. The OBIAS and ABIAS registers program the dc bias current through the SLIC in the on-hook transmission and off-
hook active conditions, respectively. This per-pin total current setting should be selected so it can accommodate the
sum of the metallic and longitudinal currents through each of the TIP and RING leads for a given application.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3AAA-2640K | IDC CABLE - MSC26A/MC26F/MSC26A |
| REC5-4805DRWZ/H6/A | CONV DC/DC 5W 18-72VIN +/-05VOUT |
| SI3216MPPQ1-EVB | BOARD EVAL W/SI3201 INTERFACE |
| VI-JVV-EZ-S | CONVERTER MOD DC/DC 5.8V 25W |
| UUR1V101MNL1GS | CAP ALUM 100UF 35V 20% SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3220PPT-EVB | 制造商:SILABS 制造商全稱:SILABS 功能描述:EVALUATION BOARD FOR THE Si3220 DUAL PROSLIC |
| SI3220PPTX-EVB | 功能描述:音頻 IC 開發(fā)工具 Si3220 Eval Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| SI3220-X-FQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3220-X-GQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3225 | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。