- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16210 > SI3056DC-EVB (Silicon Laboratories Inc)DAUGHTERCARD DAA SI3056/SI3018 PDF資料下載
參數(shù)資料
| 型號： | SI3056DC-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 18/94頁 |
| 文件大小： | 0K |
| 描述： | DAUGHTERCARD DAA SI3056/SI3018 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 電信，數(shù)據(jù)采集裝置（DAA） |
| 已用 IC / 零件： | Si3056 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
Si3056
Si3018/19/10
Rev. 1.05
25
5.3. Power Supplies
The Si3056 system-side device operates from a 3.0–
3.6 V power supply. The Si3056 input pins are 5 V
tolerant. The Si3056 output pins only drive 3.3 V. The
line-side device derives its power from two sources: The
Si3056 and the telephone line. The Si3056 supplies
power over the patented isolation link between the two
devices, allowing the line-side device to communicate
with the Si3056 while on-hook and perform other on-
hook functions such as line voltage monitoring. When
off-hook, the line-side device also derives power from
the line current supplied from the telephone line. This
feature is exclusive to DAAs from Silicon Laboratories
and allows the most cost-effective implementation for a
DAA while still maintaining robust performance over all
line conditions.
5.4. Initialization
When the Si3056 is powered up, assert the RESET pin.
When the RESET pin is deasserted, the registers have
default values. This reset condition guarantees the line-
side device is powered down without the possibility of
loading the line (i.e., off-hook). An example initialization
procedure is outlined in the following list:
1. Program the PLL with registers 8 and 9 (N[7:0],
M[7:0]) to the appropriate divider ratios for the
supplied MCLK frequency and the sample rate in
register 7 (SRC), as defined in "5.25.Clock
2. Wait 1 ms until the PLL is locked.
3. Write a 00H into Register 6 to power up the line-side
device.
4. Set the required line interface parameters (i.e.,
DCV[1:0], MINI[1:0], ILIM, DCR, ACT and ACT2 or
ACIM[3:0], OHS, RT, RZ, ATX[2:0] or TGA2 and
TXG2) as defined by “Country Specific Register
Settings” shown in Table 15.
When this procedure is complete, the Si3056 is ready
for ring detection and off-hook.
5.5. Isolation Barrier
The Si3056 achieves an isolation barrier through low-
cost, high-voltage capacitors in conjunction with Silicon
Laboratories proprietary signal processing techniques.
These techniques eliminate signal degradation from
capacitor mismatches, common mode interference, or
noise coupling. As shown in Figure 17 on page 18, the
C1, C2, C8, and C9 capacitors isolate the Si3056
(system-side) from the line-side device. Transmit,
receive, control, ring detect, and caller ID data are
passed across this barrier. Y2 class capacitors can be
used to achieve surge performance of 5 kV or greater.
The capacitive communications link is disabled by
default. To enable it, the PDL bit (Register 6, bit 4) must
be cleared. No communication between the system-
side and line-side can occur until this bit is cleared. The
clock generator must be programmed to an acceptable
sample rate before clearing the PDL bit.
5.6. Transmit/Receive Full Scale Level
(Si3019 Line-Side Only)
The Si3056 supports programmable maximum transmit
and receive levels. The default signal level supported by
the Si3056 is 0 dBm into a 600
load. Two additional
modes of operation offer increased transmit and receive
level capability to enable use of the DAA in applications
that require higher signal levels. The full scale mode is
enabled by setting the FULL bit in Register 31. With
FULL = 1, the full scale signal level increases to
+3.2 dBm into a 600
load, or 1 dBV into all reference
impedances. The enhanced full scale mode (or 2X full
scale) is enabled by setting the FULL2 bit in Register
30. Will FULL2 = 1, the full scale signal level increases
to +6.0 dBm into a 600
load, or 1.5 dBV into all
reference impedances. The full scale and enhanced full
scale modes provide the ability to trade off TX power
and TX distortion for a peak signal. By using the
programmable digital gain registers in conjunction with
the enhanced full scale signal level mode, a specific
power level (+3.2 dBm for example) could be achieved
across all ACT settings.
5.7. Parallel Handset Detection
The Si3056 can detect a parallel handset going off-
hook. When the Si3056 is off-hook, the loop current can
be monitored with the LCS bits. A significant drop in
loop current signals that a parallel handset is going off-
hook. If a parallel handset causes the LCS bits to read
all 0s, the Drop-Out Detect (DOD) bit can be checked to
verify a valid line exists.
The LVS bits can be read to determine the line voltage
when on-hook and off-hook. Significant drops in line
voltage can signal a parallel handset. For the Si3056 to
operate in parallel with another handset, the parallel
handset must have a sufficiently high dc termination to
support two off-hook DAAs on the same line. Improved
parallel handset operation can be achieved by changing
the dc impedance from 50 to 800
and reducing the
DCT pin voltage with the DVC[1:0] bits.
5.8. Line Voltage/Loop Current Sensing
The Si3056 can measure loop current and line voltage
with the Si3010, Si3018, and the Si3019 line-side
devices. The 8-bit LCS2[7:0] and LCS[4:0] registers
report loop current. The 8-bit LVS[7:0] register reports
line voltage.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBM31DCCI | CONN EDGECARD 62POS R/A .156 SLD |
| CW252016-39NG | INDUCTOR 39NH 1008 SMD |
| CW252016-33NG | INDUCTOR 33NH 1008 SMD |
| CW252016-27NG | INDUCTOR 27NH 1008 SMD |
| CW252016-22NG | INDUCTOR 22NH 1008 SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Si3056-D-FS | 功能描述:電信線路管理 IC Si3056 DAA System Side SSI Interface RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3056-D-FSR | 功能描述:電信線路管理 IC Si3056 DAA System Side SSI Interface RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3056-D-ZS3R | 制造商:Silicon Laboratories Inc 功能描述:MODEM CHIP CHIPSET 56KBPS - Tape and Reel |
| SI3056-F-FS | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3056-FS | 功能描述:IC SYSTEM-SIDE DAA 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 調(diào)制解調(diào)器 - IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:25 系列:- 數(shù)據(jù)格式:V.21，V.22，V.23，V.29，V.32，V.34，V.90，V.92，Bell 103，Bell 212A 波特率:33.6k 電源電壓:3.3V 安裝類型:- 封裝/外殼:- 供應(yīng)商設(shè)備封裝:- 包裝:托盤 配用:591-1013-ND - KIT DEV SOCKETMODEM PARALLEL591-1009-ND - KIT DEV SRL SOCKETMODEM UNIVERSL 其它名稱:MT5656SMI-P-V-34.R2-SPMT5656SMI-P-V-34.R2-SP-NDQ4711574 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。