- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10909 > SI3050-E1-GT (Silicon Laboratories Inc)IC VOICE DAA SYSTEM SIDE 24QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3050-E1-GT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 86/128頁 |
| 文件大小： | 0K |
| 描述： | IC VOICE DAA SYSTEM SIDE 24QFN |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁當(dāng)前第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Si3050 + Si3011/18/19
60
Rev. 1.5
CIR1: OH
Data that is received must be consistent and match for at least two consecutive frames to be considered valid.
When a new command or status is communicated via the C/I bits, the data must be sent for at least two
consecutive frames to be recognized by the Si3050. The following steps describe the protocol of how C/I bits are
stored, detected, and validated. This is illustrated in Figure 49.
1. The current state of the C/I bits are stored in a primary register P. If the received C/I bits are identical to this
current state, no action is taken.
2. Upon receipt of an SC channel with C/I bits that differ from the current state, these new C/I bits are immediately
latched into a secondary register S.
3. The C/I bits in the SC channel received in the frame immediately after the SC channel just stored in S are
compared with the C/I bits in the S register.
a. If the C/I bits in these two channels are identical, then the C/I bits in the S register are loaded into the P
register and are considered a valid change of C/I bits. The Si3050 then responds accordingly to the changed
C/I bits.
b. If a set of C/I bits is latched into the S register and the subsequent set of C/I bits received does not match
either the S or P registers, then the newly received set of C/I bits are latched into the S register. This
continues to occur as long as the subsequent set of C/I bits received differs from the C/I bits in the S and
Pregisters.
c. If the C/I bits in the SC channel received immediately after the SC channel just stored in S do not match the
C/I bits stored in S, but DO match the C/I bits stored in P, then the single set of C/I bits stored in the S latch
are invalidated, and the current state of the C/I bits in P remains unchanged.
Figure 49. Protocol for Receiving C/I Bits in the Si3050
Receive New
CI Code
Store in S
Receive New
C/I Code
= P?
= S?
Load C/I Register
With New C/I Bits
Yes
No
Yes
No
P: C/I Primary Register Contents
S: C/I Secondary Register Contents
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2NM-IX-F4 | CONVERTER MOD DC/DC 10V 75W |
| VE-2NM-IX-F3 | CONVERTER MOD DC/DC 10V 75W |
| VE-2NM-IX-F2 | CONVERTER MOD DC/DC 10V 75W |
| VE-2NM-IX-F1 | CONVERTER MOD DC/DC 10V 75W |
| VE-2NL-IX-F4 | CONVERTER MOD DC/DC 28V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3050-E1-GTR | 制造商:Silicon Laboratories Inc 功能描述:SI3050 VOICE DAA SYSTEM-SIDE - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC VOICE DAA SYSTEM SIDE 24QFN 制造商:Silicon Laboratories Inc 功能描述:Si3050 Voice DAA System-Side |
| Si3050-E-FM | 功能描述:電信語音調(diào)制 IC Si3050 Voice DAA System-Side RoHS:否 制造商:Epson Electronics America 產(chǎn)品: 應(yīng)用:Voice Guidance product 封裝 / 箱體:PQFP-52 電源電壓-最大:3.6 V, 5.5 V 最大工作溫度: 最小工作溫度: 封裝: |
| SI3050-E-FMR | 功能描述:電信線路管理 IC Si3050 Voice DAA System-Side RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3050-E-FS | 制造商:SILABS 制造商全稱:SILABS 功能描述:GLOBAL VOICE DAA |
| SI3050-E-FSR | 制造商:SILABS 制造商全稱:SILABS 功能描述:PCM highway data interface law A-law companding SPI control interface GCl interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。