- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11815 > SC16C650BIN40,112 (NXP Semiconductors)IC UART SINGLE W/FIFO 40-DIP PDF資料下載
參數(shù)資料
| 型號： | SC16C650BIN40,112 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 45/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART SINGLE W/FIFO 40-DIP |
| 標(biāo)準(zhǔn)包裝： | 9 |
| 通道數(shù)： | 1，UART |
| FIFO's： | 32 字節(jié) |
| 電源電壓： | 2.5V，3.3V，5V |
| 帶自動流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動位檢測功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 40-DIP |
| 包裝： | 管件 |
| 其它名稱： | 568-2045-5 935274389112 SC16C650BIN40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁
SC16C650B_4
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 14 September 2009
6 of 48
NXP Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
D0
2
43
28
I/O
Data bus. Eight data lines with 3-state outputs provide a
bidirectional path for data, control and status information between
the UART and the CPU.
D1
3
44
29
I/O
D2
4
45
30
I/O
D3
5
46
31
I/O
D4
6
47
32
I/O
D5
7
2
1
I/O
D6
8
3
2
I/O
D7
9
4
3
I/O
DCD
42
40
-
I
Data carrier detect. DCD is a modem status signal. Its condition
can be checked by reading MSR[7] (DCD). MSR[3] (
DCD)
indicates that DCD has changed states since the last read from the
MSR. If the modem status interrupt is enabled when DCD changes
levels, an interrupt is generated.
DDIS
26
22
-
O
Driver disable. DDIS is active (LOW) when the CPU is reading
data. When inactive (HIGH), DDIS can disable an external
transceiver.
DSR
41
39
26
I
Data set ready. DSR is a modem status signal. Its condition can be
checked by reading MSR[5] (DSR). MSR[1] (
DSR) indicates DSR
has changed levels since the last read from the MSR. If the modem
status interrupt is enabled when DSR changes levels, an interrupt is
generated.
DTR
37
33
22
O
Data terminal ready. When active (LOW), DTR informs a modem
or data set that the UART is ready to establish communication. DTR
is placed in the active level by setting the DTR bit of the Modem
Control Register. DTR is placed in the inactive level either as a
result of a Master Reset, during loopback mode operation, or
clearing the DTR bit.
INT
33
30
20
O
Interrupt. When active (HIGH), INT informs the CPU that the UART
has an interrupt to be serviced. Four conditions that cause an
interrupt to be issued are: a receiver error, received data that is
available or timed out (FIFO mode only), an empty transmitter
holding register or an enabled modem status interrupt. INT is reset
(deactivated) either when the interrupt is serviced or as a result of a
Master Reset.
OUT1
38
34
-
O
Outputs 1 and 2. These are user-designated output terminals that
are set to the active (low) level by setting respective Modem Control
Register (MCR) bits (OUT1 and OUT2). OUT1 and OUT2 are set to
the inactive (HIGH) level as a result of Master Reset, during
loopback mode operations, or by clearing bit 2 (OUT1) or bit 3
(OUT2) of the MCR.
OUT2
35
31
-
O
OUT
-
23
O
RCLK
10
5
4
I
Receiver clock. RCLK is the 16
× baud rate clock for the receiver
section of the UART.
IOR
25
20
-
I
Read inputs. When either IOR or IOR is active (LOW or HIGH,
respectively) while the UART is selected, the CPU is allowed to
read status information or data from a selected UART register. Only
one of these inputs is required for the transfer of data during a read
operation; the other input should be tied to its inactive level (i.e.,
IOR tied LOW or IOR tied HIGH).
IOR
24
19
14
I
Table 2.
Pin description …continued
Symbol
Pin
Type
Description
PLCC44
LQFP48 HVQFN32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V24C24H150BL | CONVERTER MOD DC/DC 24V 150W |
| SC16C554IB64,157 | IC UART QUAD W/FIFO 64-LQFP |
| V24C24H150B3 | CONVERTER MOD DC/DC 24V 150W |
| ATMEGA644V-10MUR | MCU AVR 64K FLASH 10MHZ 44QFN |
| SC28C94A1N,112 | IC UART QUAD W/FIFO 48-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C652 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual UART with 32 bytes of transmit and receive FIFOs |
| SC16C652B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5V, 3.3 V and 2.5V dual UART, 5 Mbit/s (max.),with 32-byte FIFOs and infrared(IrDA) encoder/decoder |
| SC16C652BIB48 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652BIB48,128 | 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652BIB48,151 | 功能描述:UART 接口集成電路 2CH. UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。