參數(shù)資料
型號(hào): SC16C650BIN40,112
廠商: NXP Semiconductors
文件頁(yè)數(shù): 14/48頁(yè)
文件大?。?/td> 0K
描述: IC UART SINGLE W/FIFO 40-DIP
標(biāo)準(zhǔn)包裝: 9
通道數(shù): 1,UART
FIFO's: 32 字節(jié)
電源電壓: 2.5V,3.3V,5V
帶自動(dòng)流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動(dòng)位檢測(cè)功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 通孔
封裝/外殼: 40-DIP(0.600",15.24mm)
供應(yīng)商設(shè)備封裝: 40-DIP
包裝: 管件
其它名稱: 568-2045-5
935274389112
SC16C650BIN40
SC16C650B_4
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 14 September 2009
21 of 48
NXP Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
7.4 Interrupt Status Register (ISR)
The SC16C650B provides six levels of prioritized interrupts to minimize external software
interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status
bits. Performing a read cycle on the ISR will provide the user with the highest pending
interrupt level to be serviced. No other interrupts are acknowledged until the pending
interrupt is serviced. Whenever the interrupt status register is read, the interrupt status is
cleared. However, it should be noted that only the current pending interrupt is cleared by
the read. A lower level interrupt may be seen after re-reading the interrupt status bits.
Table 13 “Interrupt source” shows the data values (bits 0:5) for the six prioritized interrupt
levels and the interrupt sources associated with each of these interrupt levels.
Table 13.
Interrupt source
Priority
level
ISR[5]
ISR[4]
ISR[3]
ISR[2]
ISR[1]
ISR[0]
Source of the interrupt
1
0
1
0
LSR (receiver Line Status
Register)
2
0
1
0
RXRDY (Received Data Ready)
2
0
1
0
RXRDY (Receive Data time-out)
3
0
1
0
TXRDY (Transmitter Holding
Register Empty)
4
0
MSR (Modem Status Register)
5
0
1
0
RXRDY (Received Xoff signal) /
Special character
6
1
0
CTS, RTS change of state
Table 14.
Interrupt Status Register bits description
Bit
Symbol
Description
7:6
ISR[7:6]
FIFOs enabled. These bits are set to a logic 0 when the FIFO is not being
used. They are set to a logic 1 when the FIFOs are enabled.
logic 0 or cleared = default condition
5:4
ISR[5:4]
INT priority bits 4:3. These bits are enabled when EFR[4] is set to a logic 1.
ISR[4] indicates that matching Xoff character(s) have been detected. ISR[5]
indicates that CTS, RTS have been generated. Note that once set to a
logic 1, the ISR[4] bit will stay a logic 1 until Xon character(s) are received.
logic 0 or cleared = default condition
3:1
ISR[3:1]
INT priority bits 2:0. These bits indicate the source for a pending interrupt at
interrupt priority levels 1, 2, and 3 (see Table 13).
logic 0 or cleared = default condition
0
ISR[0]
INT status.
logic 0 = an interrupt is pending and the ISR contents may be used as a
pointer to the appropriate interrupt service routine.
logic 1 = no interrupt pending (normal default condition)
相關(guān)PDF資料
PDF描述
V24C24H150BL CONVERTER MOD DC/DC 24V 150W
SC16C554IB64,157 IC UART QUAD W/FIFO 64-LQFP
V24C24H150B3 CONVERTER MOD DC/DC 24V 150W
ATMEGA644V-10MUR MCU AVR 64K FLASH 10MHZ 44QFN
SC28C94A1N,112 IC UART QUAD W/FIFO 48-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC16C652 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual UART with 32 bytes of transmit and receive FIFOs
SC16C652B 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5V, 3.3 V and 2.5V dual UART, 5 Mbit/s (max.),with 32-byte FIFOs and infrared(IrDA) encoder/decoder
SC16C652BIB48 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C652BIB48,128 功能描述:UART 接口集成電路 16CB 2.5V-5V 2CH RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C652BIB48,151 功能描述:UART 接口集成電路 2CH. UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel