參數(shù)資料
型號: SAA7785
廠商: NXP Semiconductors N.V.
英文描述: ThunderBird Avenger(TM) PCI Audio Accelerator(雷鳥Avenger(TM)PCI音頻加速器)
中文描述: 雷鳥復(fù)仇者(商標(biāo))的PCI音頻加速器(雷鳥復(fù)仇者(商標(biāo))的PCI音頻加速器)
文件頁數(shù): 21/68頁
文件大?。?/td> 1303K
代理商: SAA7785
ThunderBird Avenger
TM
PCI Audio
Accelerator
SAA7785
Philips Semiconductors
Preliminary Specification
1999
Nov 12
21
GNT#
PCI Bus Grant
An asserted GNT# pin indicates that the PCI master arbiter has granted bus ownership to the
SAA7785 chip.
INTA#
PCI Bus Interrupt A
The interrupt output is a PCI compatible active low level sensitive interrupt. It is only used if the
SAA7785 is used in a non Common Architecture system. Otherwise it is tri-stated. It is driven
low when any of the internal interrupts are asserted.
PERR#
PCI Bus Parity Error
This signal indicates a data parity error for any cycle type other than a Special Cycle command.
PERR# is made active two clocks after the completion of the data phase which caused the par-
ity error. This error signal may result in the generation of a non-maskable interrupt (NMI) or
other high priority interrupt sent to the CPU.
SERR#
PCI Bus System Error
This signal indicates an address parity error, data parity errors on Special Cycle commands or
any other catastrophic system error. SERR# is an open-drain bidirectional pin which is driven
low for a single PCLK cycle by the agent reporting the error. This error may result in the gener-
ation of a non-maskable interrupt (NMI) or other high priority interrupt sent to the CPU.
IDSEL
Initialization Device Select
IDSEL is used as a chip select during configuration register read and write operations. One
system board address line from AD[31:11] is used as IDSEL to select the SAA7785 configura-
tion space in the SAA7785 chip when used on the PCI bus.
CLKRUN#
PCI Bus Clock Run Request
The SAA7785 uses CLKRUN# according to the Mobile PCI protocol to start the PCI clock or
keep the clock running whenever an internal PCI device requires it.
PCLK
PCI Bus Clock Input
PCLK is the PCI bus clock input. It is used to synchronize all PCI bus operations and typically
runs at 33MHz.
RST#
PCI Bus Reset
An active low version of the system reset, this signal causes the PCI interface to return to the
idle states in all state machines and asynchronously three-states all PCI bus signals. All regis-
ters will be reset to their default values as well. The CODEC interface line should be all driven
inactive along with the external memory interface. This reset will assert the DSP reset.
PME#
PCI Bus Power Management Event
Reserved.
相關(guān)PDF資料
PDF描述
SAA7811HL Single-chip DVD-ROM(單片DVD-ROM)
SAA7818HL DVD and CD playback IC
SAA7826 CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control
SAA7826HL CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control
SAA7826HL CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7806 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:One chip automotive CD audio device
SAA7806H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:One chip automotive CD audio device
SAA7811HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip DVD-ROM
SAA7818HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:DVD and CD playback IC
SAA7818HL,557 功能描述:視頻 IC IGUANA 1.7 AUTOMOTIVE RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel