參數(shù)資料
型號(hào)： SAA7199
廠商： NXP Semiconductors N.V.
英文描述： Digital Video Encoder DENC GENLOCK-capable
中文描述： 數(shù)字視頻編碼器DENC同步鎖相能力
文件頁(yè)數(shù)： 13/40頁(yè)
文件大?。?/td> 188K
代理商： SAA7199
1996 Sep 27
13
Philips Semiconductors
Product specification
Digital Video Encoder (DENC)
GENLOCK-capable
SAA7199B
Table 7
Function of registers bits of Table 6
BIT
FUNCTION
Index 00 VTBY
FMT2 to FMT0
SCBW
CCIR
MOD1 to MOD0
Index 01
TRER7 to TRER0
Index 02
TREG7 to TREG0
Index 03
TREB7 to TREB0
Index 04
SYSEL1 to SYSEL0
SCEN
VTRC
NINT
video look-up table by-pass: 0 = not bypassed; 1 = bypassed (logically OR-ed with MPK)
input formats see Table 8
chrominance bandwidth: 0 = enhanced; 1 = standard
select level: 0 = DMSD2 levels; 1 = CCIR levels
select mode see Table 9
test register red (read/write via MPU-bus; write only via I
2
C-bus)
test register green (read/write via MPU-bus; write only via I
2
C-bus)
test register blue (read/write via MPU-bus; write only via I
2
C-bus)
sync select see Table 10
sync/clamping (HSY/HCL) enable: 0 = disabled (set to HIGH); 1 = enabled
select TV/VTR mode: 0 = TV mode (slow); 1 = VTR mode (fast)
select interlace of encoded signal: 0 = interlaced (262.5/262.5 or 312.5/312.5);
1 = non-interlaced (262/262 or 312/312 in modes 1 and 3 only)
select horizontal lock: 0 = lock enabled; 1 = lock disabled (crystal reference)
status bit field organization (to be read): 0 = even field; 1 = odd field
status bit sync indication (to be read): 0 = locked to external sync; 1 = external sync lost
GENLOCK delay compensation; note 1: data 00 to 3F equals timing of CVBS output signal
which is (46
GDC) pixel clocks = t
ofs
earlier with respect to reference point t
REF1
.
(t
REF1
corresponds to the falling edge of the horizontal sync pulse of CVBS input signal; t
ofs
is
designated for propagation delay of external GENLOCK source, Fig.10).
increment delay: update of line-locked clock frequency (Table 6, data ‘43’ hex recommended)
HPLL
OEF
HLCK
Index 05
GDC5 to GDC0
Index 06
IDEL7 to IDEL0
Index 07
PSO7 to PSO0
Phase sync in output signal, note 1: data 00 to 3F equals to active slope of HSN, VSN/CSYN is
(58
PSO) pixel clocks = t
Rint
earlier with respect to reference point t
REF2
(t
REF2
corresponds to
PSO = 58; t
Rint
is designated for pipeline delay of the feeding RAM interface, Fig.10).
digital video encoder disable: 0 = enabled; 1 = disabled
keying enable: 0 = disabled; 1 = enabled (logically AND-connected with KEY)
clock source: 0 = external system clock; 1 = DTV2 system clock
clock phase reference: 0 = LDV is input (pin 20); 1 = LDV is not
colour-killer: 0 = colour on; 1 = colour off (subcarrier is switched off)
interrupt mask: 1 = interrupt not masked at sync lost (pin 58) 0 = interrupt masked at sync lost
(pin 58)
general purpose switch at bit RTIN = 1: 0 = pin 57 LOW; 1 = pin 57 HIGH
software reset: 0 = no reset; 1 = reset (see “Reset” procedure)
Burst amplitude indication: 0 = burst amplitude measurement is overridden; colour lock always
assumed; 1 = burst amplitude is used to control the CLCK status bit, recommended for
reference signal without subcarrier burst (pure black and white) in order to avoid PLL hunting.
multipurpose key control: with MKP = LOW (pin 32) all functions are as given by software
programming; MKP = HIGH sets in real time with respect to PDn (7 to 0); functions see Table 11
Index 08 DD
KEYE
SRCC
CPR
COKI
IM
GPSW
SRSN
Index 09 BAME
MPKC1 to MPKC0
相關(guān)PDF資料
PDF描述
SAA7199BWP Digital Video Encoder DENC GENLOCK-capable
SAA7199B ; Capacitance:1uF; Capacitance Tolerance:+/- 10 %; Working Voltage, DC:100V; Terminal Type:Axial Leaded; Series:430P; Dielectric Material:Metalized Polyester; Mounting Type:Through Hole; Operating Temp. Max:85 C
SAA7205 MPEG-2 systems demultiplexer
SAA7205H MPEG-2 systems demultiplexer
SAA7206 DVB compliant descrambler
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7199B 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital Video Encoder DENC GENLOCK-capable
SAA7199BWP 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital Video Encoder DENC GENLOCK-capable
SAA7201 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Integrated MPEG2 AVG decoder
SAA7201H 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Integrated MPEG2 AVG decoder
SAA7205 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:MPEG-2 systems demultiplexer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*