- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372114 > SAA7199 (NXP Semiconductors N.V.) Digital Video Encoder DENC GENLOCK-capable PDF資料下載
參數(shù)資料
| 型號： | SAA7199 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital Video Encoder DENC GENLOCK-capable |
| 中文描述： | 數(shù)字視頻編碼器DENC同步鎖相能力 |
| 文件頁數(shù)： | 31/40頁 |
| 文件大小： | 188K |
| 代理商： | SAA7199 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
1996 Sep 27
31
Philips Semiconductors
Product specification
Digital Video Encoder (DENC)
GENLOCK-capable
SAA7199B
Notes
1.
XTALO, XTALI and TP are not characterized with respect to levels; CLKO is characterized up to 32 MHz and PIXCLK
up to 16 MHz.
Levels are measured with load circuit. LFCO output with 10 k
in parallel with 15 pF and other outputs with 1.2 k
in parallel with 40 pF at 3 V (TTL load).
T
LLC
must be 63 to 89 ns at CREF = HIGH (pin 56); T
LLC
= 16.5 ns is only allowed if the multiplexer clock is active.
t
PIXCLK(min)
+ 5 ns.
3
×
[t
PIXCLK(min)
+ 5 ns].
40 ns at low supply voltage (4 V) and high temperature (70
°
C).
2.
3.
4.
5.
6.
MPU timing A1, A0, R/W, CS, D(7 to 0) (pins 33 to 36, 37 to 40 and 43 to 46)
see Fig.19
t
su(ADD)
A1 and A0 address set-up time
(pins 33 and 34)
A1 and A0 address hold time
R/W set-up time (pin 35)
R/W hold time
CS pulse width LOW
CS pulse width HIGH
data set-up time (D7 to D0)
data hold time (D7 to D0)
data output hold time (D7 to D0)
delay to driven ports (D7 to D0)
delay to ports valid (D7 to D0)
port outputs disable time (D7 to D0)
4
ns
t
h(ADD)
t
su(R)
t
h(R)
t
W(CL)
t
W(CH)
t
su;DAT
t
h;DAT
t
d(Q)
t
ZR
t
d(ZR)
t
d(RZ)
25
4
25
95
95
80
5
5
5
275
25
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
note 4
note 4
write mode
write mode
read mode
read mode
read mode; note 5
read mode
Output timing (pins 3, 74, 75 and 84);
see Fig.18
t
d
output delay time
minimum clock period;
note 6
20
45
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7199BWP | Digital Video Encoder DENC GENLOCK-capable |
| SAA7199B | ; Capacitance:1uF; Capacitance Tolerance:+/- 10 %; Working Voltage, DC:100V; Terminal Type:Axial Leaded; Series:430P; Dielectric Material:Metalized Polyester; Mounting Type:Through Hole; Operating Temp. Max:85 C |
| SAA7205 | MPEG-2 systems demultiplexer |
| SAA7205H | MPEG-2 systems demultiplexer |
| SAA7206 | DVB compliant descrambler |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7199B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder DENC GENLOCK-capable |
| SAA7199BWP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder DENC GENLOCK-capable |
| SAA7201 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG2 AVG decoder |
| SAA7201H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG2 AVG decoder |
| SAA7205 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 systems demultiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復。