參數(shù)資料
型號(hào)： SAA7128A
廠商： NXP Semiconductors N.V.
英文描述： Digital video encoder
中文描述： 數(shù)字視頻編碼器
文件頁(yè)數(shù)： 46/55頁(yè)
文件大?。?/td> 262K
代理商： SAA7128A
2003 Dec 09
46
Philips Semiconductors
Product specification
Digital video encoder
SAA7128AH; SAA7129AH
9.1
Explanation of RTCI data bits
1.
The HPLL increment is not evaluated by the
SAA7128AH; SAA7129AH.
The SAA7128AH; SAA7129AH generates the
subcarrier frequency from the FSCPLL increment if
enabled (see item 7.).
The PAL bit indicates the line with inverted (R
Y)
component of colour difference signal.
If the reset bit is enabled (RTCE = 1; DECPH = 1;
PHRES = 00), the phase of the subcarrier is reset in
each line whenever the reset bit of RTCI input is set to
logic 1.
If the FISE bit is enabled (RTCE = 1; DECFIS = 1), the
SAA7128AH; SAA7129AH takes this bit instead of the
FISE bit in subaddress 61H.
2.
3.
4.
5.
6.
Iftheodd/evenbitisenabled(RTCE = 1;DECOE = 1),
the SAA7128AH; SAA7129AH ignores its internally
generated odd/even flag and takes the odd/even bit
from RTCI input.
If the colour detection bit is enabled (RTCE = 1;
DECCOL = 1) and no colour was detected (colour
detection bit = 0), the subcarrier frequency is
generated by the SAA7128AH; SAA7129AH. In the
other case (colour detection bit = 1) the subcarrier
frequency is evaluated out of FSCPLL increment.
If the colour detection bit is disabled (RTCE = 1;
DECCOL = 0), the subcarrier frequency is evaluated
out of FSCPLL increment, independent of the colour
detection bit of RTCI input.
7.
handbook, full pagewidth
128
13
14
19
67
64
69
72 74
68
0 1
0
0
22
RTCI
HPLL
increment
(1)
FSCPLL increment
(2)
count start
4 bits
reserved
valid
sample
invalid
sample
not used in SAA7128AH/29AH
3 bits
reserved
8/LLC
MHB980
LOW
time slot:
(3)
(4)
(6)
(7)
(8)
(5)
Fig.22 RTCI timing.
(1) SAA7111/12 provides 14 to 0 bits, resulting in 2 reserved bits before FSCPLL increment.
(2) SAA7151 provides 21 to 0 bits only, resulting in 5 reserved bits before sequence bit.
(3) Sequence bit: PAL: 0 = (R
Y) line normal, 1 = (R
Y) line inverted; NTSC: 0 = no change.
(4) Reset bit: only from SAA7111 and SAA7112 decoder.
(5) FISE bit: 0 = 50 Hz, 1 = 60 Hz.
(6) Odd/even bit: odd_even from external.
(7) Colour detection: 0 = no colour detected, 1 = colour detected.
(8) Reserved bits: 229 with 50 Hz systems, 226 with 60 Hz systems.
相關(guān)PDF資料
PDF描述
SAA7128AH Digital video encoder
SAA7129AH Digital video encoder
SAA7129AH Digital video encoder
SAA7128 Digital video encoder
SAA7128H Digital video encoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7128AH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder
SAA7128H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder
SAA7129 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder
SAA7129/DENC29A 制造商:NXP Semiconductors 功能描述:
SAA7129AH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital video encoder
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*