- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372113 > SAA7118E (NXP SEMICONDUCTORS) Multistandard video decoder with adaptive comb filter and component video input PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7118E |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Multistandard video decoder with adaptive comb filter and component video input |
| 中文描述： | COLOR SIGNAL DECODER, PBGA156 |
| 封裝： | 15 X 15 MM, 1.05 MM HEIGHT, PLASTIC, MO-192, SOT-700-1, BGA-156 |
| 文件頁(yè)數(shù)： | 47/169頁(yè) |
| 文件大小： | 665K |
| 代理商： | SAA7118E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)
2001 May 30
47
Philips Semiconductors
Preliminary specification
Multistandard video decoder with adaptive
comb filter and component video input
SAA7118
8.4
Scaler
The High Performance video Scaler (HPS) is based on the
system as implemented in the SAA7140, but with some
aspects enhanced. Vertical upsampling is supported and
the processing pipeline buffer capacity is enhanced, to
allow more flexible video stream timing at the image port,
discontinuous transfers, and handshake. The internal data
flow from block to block is discontinuous dynamically, due
to the scaling process itself.
The flow is controlled by internal data valid and data
request flags (internal handshake signalling) between the
sub-blocks; therefore the entire scaler acts as a pipeline
buffer. Depending on the actually programmed scaling
parameters the effective buffer can exceed to an entire
line. The access/bandwidth requirements to the VGA
frame buffer are reduced significantly.
The high performance video scaler in the SAA7118 has
the following major blocks:
Acquisition control (horizontal and vertical timer) and
task handling (the region/field/frame based processing)
Prescaler, for horizontal down-scaling by an integer
factor, combined with appropriate band limiting filters,
especially anti-aliasing for CIF format
Brightness, saturation, contrast control for scaled output
data
Line buffer, with asynchronous read and write, to
support vertical up-scaling (e.g. for videophone
application, converting 240 into 288 lines, Y-C
B
-C
R
4 : 2 : 2)
Vertical scaling, with phase accurate Linear Phase
Interpolation (LPI) for zoom and downscale, or phase
accurate Accumulation Mode (ACM) for large
downscaling ratios and better alias suppression
Variable Phase Delay (VPD), operates as horizontal
phase accurate interpolation for arbitrary non-integer
scaling ratios, supporting conversion between square
and rectangular pixel sampling
Output formatter for scaled Y-C
B
-C
R
4 : 2 : 2,
Y-C
B
-C
R
4 : 1 : 1 and Yonly (format also for raw data)
FIFO, 32-bit wide, with 64 pixel capacity in Y-C
B
-C
R
formats
Output interface, 8 or 16-bit (only if extended by H-port)
data pins wide, synchronous or asynchronous
operation, with stream events on discrete pins, or coded
in the data stream.
The overall H and V zooming (HV_zoom) is restricted by
the input/output data rate relationships. With a safety
margin of 2% for running in and running out, the maximum
HV_zoom is equal to:
in_lines
×
out_cycle_per_pix
×
For example:
1.
Input from decoder: 50 Hz, 720 pixel, 288 lines, 16-bit
data at 13.5 MHz data rate, 1 cycle per pixel; output:
8-bit data at 27 MHz, 2 cycles per pixel; the maximum
HV_zoom is equal to:
20 ms
24
64
μ
×
288
×
2
×
37 ns
×
2.
Input from X-port: 60 Hz, 720 pixel, 240 lines, 8-bit
data at 27 MHz data rate (ITU 656), 2 cycles per pixel;
output via I + H-port: 16-bit data at 27 MHz clock,
1 cycle per pixel; the maximum HV_zoom is equal to:
22
64
μ
s
×
–
720
240
×
1
×
37 ns
×
The video scaler receives its input signal from the video
decoder or from the expansion port (X-port). It gets 16-bit
Y-C
B
-C
R
4 : 2 : 2 input data at a continuous rate of
13.5 MHz from the decoder. Discontinuous data stream
can be accepted from the expansion port (X-port),
normally 8-bit wide ITU 656 like Y-C
B
-C
R
data,
accompanied by a pixel qualifier on XDQ.
The input data stream is sorted into two data paths, one for
luminance (or raw samples) and one for time multiplexed
chrominance C
B
and C
R
samples. An Y-C
B
-C
R
4 : 1 : 1
input format is converted to 4 : 2 : 2 for the horizontal
prescaling and vertical filter scaling operation.
Thescaleroperationisdefinedbytwoprogrammingpages
A and B, representing two different tasks, that can be
applied field alternating or to define two regions in a field
(e.g. with different scaling range, factors and signal source
during odd and even fields).
Each programming page contains control:
For signal source selection and formats
For task handling and trigger conditions
For input and output acquisition window definition
For H-prescaler, V-scaler and H-phase scaling.
Raw VBI-data is handled as specific input format and
needs its own programming page (equals own task).
0.98
T_v_blanking
–
T_out_clk
×
in_pixel
×
0.98
720
1.18
=
×
0.98
16.666 ms
2.34
=
×
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7118H | Multistandard video decoder with adaptive comb filter and component video input |
| SAA7120 | Digital Video Encoder (ConDENC) |
| SAA7120H-01 | Digital Video Encoder (ConDENC) |
| SAA7121 | Digital Video Encoder (ConDENC) |
| SAA7124HZ | Digital Video Encoder ECO-DENC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7118E/V1,518 | 功能描述:視頻 IC COMPONENT VID DECODER W/COMB F RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7118E/V1,551 | 功能描述:視頻 IC COMPONENT VID DECODER W/COMB F RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7118E/V1,557 | 功能描述:視頻 IC COMPONENT VID DECODER W/COMB F RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7118E/V1/M5 | 功能描述:視頻 IC COMPONENT + VIDEO PROCESSOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7118E/V1/M5,518 | 功能描述:視頻 IC COMPONENT + VIDEO PROCESSOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。