- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7109A (NXP Semiconductors N.V.) HD-CODEC PDF資料下載
參數(shù)資料
| 型號： | SAA7109A |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | Codec |
| 英文描述： | HD-CODEC |
| 中文描述： | 高清解碼器 |
| 文件頁數(shù)： | 27/197頁 |
| 文件大?。?/td> | 983K |
| 代理商： | SAA7109A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁
2004 Jun 29
27
Philips Semiconductors
Product specification
HD-CODEC
SAA7108AE; SAA7109AE
Write to subaddress D3H (no signals are directed to pins HSM_CSYNC and VSM)
00
CC 00
80 00
0A 00
CC 00
80 00
points to first entry of value array (index 0)
black level, to be added during active video
sync level LOW (minimum output voltage)
sync level HIGH (3-level sync)
black level (needed elsewhere)
null (identical with sync level LOW)
Write to subaddress DCH
0B
insertion is active, gain for signal is adapted accordingly
SEQUENCE
COMMENT
8.18
I
2
C-bus interface
The I
2
C-bus interface is a standard slave transceiver,
supporting 7-bit slave addresses and 400 kbits/s
guaranteed transfer rate. It uses 8-bit subaddressing with
an auto-increment function. All registers are read and
write, except two read only status bytes.
The register bit map consists of an RGB Look-Up Table
(LUT), a cursor bit map and control registers. The LUT
contains three banks of 256 bytes, where each RGB triplet
is assigned to one address. Thus a write access needs the
LUT address and three data bytes following subaddress
FFH. For further write access auto-incrementing of the
LUT address is performed. The cursor bit map access is
similar to the LUT access but contains only a single byte
per address.
The I
2
C-bus slave address is defined as 88H.
8.19
Power-down modes
In order to reduce the power consumption, the
SAA7108AE; SAA7109AE supports 2 Power-down
modes, accessible via the I
2
C-bus. The analog
Power-down mode (DOWNA = 1) turns off the
digital-to-analog converters and the pixel clock
synthesizer. The digital down mode turns off all internal
clocks and sets the digital outputs to LOW except the
I
2
C-bus interface. The IC retains its programming and can
still be accessed in this mode, but not all registers can be
read from or written to. Reading or writing to the look-up
tables, the cursor and the HD sync generator require a
valid pixel clock. The typical supply current in full
power-down is approximately 5 mA.
Due to the fact that the analog Power-down mode turns off
the pixel clock synthesizer, there are limitations in some
applications. If there is no pixel clock, the IC is not able to
set its outputs to LOW.
So in most cases, DOWNA and DOWND should be set to
logic 1 simultaneously. If the EIDIV bit is logic 1, it should
be set to logic 0 before power-down.
8.20
Programming the graphics acquisition scaler
of the video encoder
The encoder section needs to provide a continuous data
stream at its analog outputs as well as receive a
continuous stream from its data source. Due to the fact
that there is no frame memory isolating the data streams,
restrictions apply to the input frame timings.
Input and output processing of the encoder section are
only coupled through the vertical frequencies. In master
mode, the encoder provides a vertical sync and an
odd/even pulse to the input processing, in slave mode, the
encoder receives them.
The parameters of the input field are mainly given by the
memory capacity of the encoder section. The rule is that
the scaler and thus the input processing needs to provide
the video data in the same time frames as the encoder
reads them. So the vertical active video times (and the
vertical frequencies) need to be the same.
The second rule is that there has to be data in the buffer
FIFO when the encoder enters the active video area.
So the vertical offset in the input path needs to be a bit
shorter than the offset of the encoder.
The following gives the set of equations required to
program the IC for the most common application: A post
processor in master mode with non-interlaced video input
data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7109AE | HD-CODEC |
| SAA7110A | Digital Multistandard Colour Decoder(數(shù)字多標(biāo)準(zhǔn)彩色譯碼器) |
| SAA7111A | Enhanced Video Input Processor EVIP |
| SAA7111AH | Enhanced Video Input Processor EVIP |
| SAA7111AHZ | GT 13C 13#16 SKT PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7109AE | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:HD-CODEC |
| SAA7109AE/V1,518 | 功能描述:視頻 IC HD- VIDEO CODEC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7109AE/V1,557 | 功能描述:視頻 IC HD- VIDEO CODEC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7109AE/V1/G | 功能描述:視頻 IC PC CODEC (W/OUT MICROVISION) RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7109AE/V1/G,518 | 功能描述:視頻 IC SAA7109AE/LBGA156/REEL13DP//V1 RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。