• <em id="fxjpc"></em>
      <nobr id="fxjpc"><menuitem id="fxjpc"></menuitem></nobr>
      <tbody id="fxjpc"><th id="fxjpc"></th></tbody>
      參數(shù)資料
      型號: SAA7105H
      廠商: NXP Semiconductors N.V.
      元件分類: 通用總線功能
      英文描述: Digital video encoder
      文件頁數(shù): 30/71頁
      文件大?。?/td> 354K
      代理商: SAA7105H
      2004 Mar 04
      30
      Philips Semiconductors
      Product specification
      Digital video encoder
      SAA7104H; SAA7105H
      Table 27
      Subaddress 1BH
      Table 28
      Subaddresses 26H and 27H
      Table 29
      Subaddress 28H
      DATA BYTE
      LOGIC
      LEVEL
      DESCRIPTION
      MSM
      0
      1
      0
      monitor sense mode off; RCOMP, GCOMP and BCOMP bits are not valid; default after reset
      monitor sense mode on
      automatic monitor sense mode off; RCOMP, GCOMP and BCOMP bits are not valid; default
      after reset
      automatic monitor sense mode on if MSM = 0
      pin TVD is active
      pin TVD is 3-state; default after reset
      check comparator at DAC on pin RED_CR_C_CVBS is active, output is loaded
      check comparator at DAC on pin RED_CR_C_CVBS is inactive, output is not loaded
      check comparator at DAC on pin GREEN_VBS_CVBS is active, output is loaded
      check comparator at DAC on pin GREEN_VBS_CVBS is inactive, output is not loaded
      check comparator at DAC on pin BLUE_CB_CVBS is active, output is loaded
      check comparator at DAC on pin BLUE_CB_CVBS is inactive, output is not loaded
      MSA
      1
      0
      1
      0
      1
      0
      1
      0
      1
      MSOE
      RCOMP
      (read only)
      GCOMP
      (read only)
      BCOMP
      (read only)
      DATA BYTE
      LOGIC
      LEVEL
      DESCRIPTION
      WSS
      wide screen signalling bits
      3 to 0 = aspect ratio
      7 to 4 = enhanced services
      10 to 8 = subtitles
      13 to 11 = reserved
      wide screen signalling output is disabled; default after reset
      wide screen signalling output is enabled
      WSSON
      0
      1
      DATA BYTE
      LOGIC
      LEVEL
      DESCRIPTION
      REMARKS
      BS
      starting point of burst in clock cycles
      PAL: BS = 33 (21H); default after reset if
      strapping pin FSVGC tied to HIGH
      NTSC: BS = 25 (19H); default after reset if
      strapping pin FSVGC tied to LOW
      相關(guān)PDF資料
      PDF描述
      SAA7105H Digital video encoder
      SAA7108 PC-CODEC
      SAA7109 PC-CODEC
      SAA7108E PC-CODEC
      SAA7109E PC-CODEC
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      SAA7105H/V1,518 功能描述:視頻 IC PC DENC WO MACROVISION LICENSE RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
      SAA7105H/V1,557 功能描述:視頻 IC PC GRAPHICS 85MHZ RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
      SAA7105HBG 功能描述:視頻 IC PC GRAPHICS 85MHZ ENCODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
      SAA7108 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PC-CODEC
      SAA7108AE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:HD-CODEC