- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA7105E (NXP SEMICONDUCTORS) Digital video encoder PDF資料下載
參數(shù)資料
| 型號： | SAA7105E |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Digital video encoder |
| 中文描述： | COLOR SIGNAL ENCODER, PBGA156 |
| 封裝： | 15 X 15 MM, 1.15 MM HEIGHT, PLASTIC, MS-034, SOT-472-1, BGA-156 |
| 文件頁數(shù)： | 20/70頁 |
| 文件大小： | 360K |
| 代理商： | SAA7105E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
2004 Mar 04
20
Philips Semiconductors
Product specification
Digital video encoder
SAA7104E; SAA7105E
7.20.4
V
ERTICAL SCALER
The input vertical offset can be taken from the assumption
that the scaler should just have finished writing the first line
when the encoder starts reading it:
FAL
1716
×
TXclk
×
TPclk
×
1728
×
TXclk
×
InPpl
TPclk
×
(60 Hz)
(50 Hz)
In most cases the vertical offsets will be the same for odd
and even fields. The results should be rounded down.
YPIX = InLin
YSKIP defines the anti-flicker function. 0 means maximum
flicker reduction but minimum vertical bandwidth, 4095
gives no flicker reduction and maximum bandwidth. Note
that the maximum value for YINC is 4095. It might be
necessary to reduce the value of YSKIP to fulfil this
requirement.
When YINC = 0 it sets the scaler to scaling factor 1. The
initial weighting factors must not be set to 0 in this case.
YIWGTE may go negative. In this event, YINC should be
added and YOFSE incremented. This can be repeated as
often as necessary to make YIWGTE positive.
It should be noted that these equations assume that the
input is non-interlaced but the output is interlaced. If the
input is interlaced, the initial weighting factors need to be
adapted to obtain the proper phase offsets in the output
frame.
If vertical upscaling beyond the upper capabilities is
required,theparameterYUPSCmaybesettologic 1.This
extends the maximum vertical scaling factor by a factor
of 2. Only the parameter YINC is affected, it needs to be
divided by two to get the same effect.
There are restrictions in this mode:
The vertical filter YFILT is not available in this mode; the
circuit will ignore this value
The horizontal blanking needs to be long enough to
transfer an output line between 2 memory locations.
This is 710 internal pixel clocks.
Or the upscaling factor needs to be limited to 1.5 and the
horizontal upscaling factor is also limited to less than
～
1.5. In this case a normal blanking length is sufficient.
7.21
Input levels and formats
The SAA7104E; SAA7105E accepts digital Y, C
B
, C
R
or
RGB data with levels (digital codes) in accordance with
“ITU-R BT.601” An optional gain adjustment also allows
to accept data with the full level swing of 0 to 255.
For C and CVBS outputs, deviating amplitudes of the
colour difference signals can be compensated for by
independent gain control setting, while gain for luminance
is set to predefined values, distinguishable for 7.5 IRE
set-up or without set-up.
The RGB, respectively C
R
-Y-C
B
path features an
individual gain setting for luminance (GY) and colour
difference signals (GCD). Reference levels are measured
with a colour bar, 100% white, 100% amplitude and
100% saturation.
The SAA7104E; SAA7105E has special input cells for the
VGC port. They operate at a wider supply voltage range
and have a strict input threshold at
1
/
2
V
DDD
. To achieve full
speed of these cells, the EIDIV bit needs to be set to
logic 1. Note that the impedance of these cells is
approximately 6 k
. This may cause trouble with the
bootstrapping pins of some graphic chips. So the
power-on reset forces the bit to logic 0, the input
impedance is regular in this mode.
Table 7
“ITU-R BT.601”signal component levels
Note
1.
Transformation:
a) R = Y + 1.3707
×
(C
R
128)
b) G = Y
0.3365
×
(C
B
128)
0.6982
×
(C
R
128)
c) B = Y + 1.7324
×
(C
B
128).
YOFS
---------InPpl
2.5
–
=
YOFS
FAL
2.5
–
=
YINC
InLin
2
+
-OutLin
1
4095
+
×
4096
×
=
YIWGTO
2
YINC
YINC
2048
+
=
YIWGTE
YSKIP
2
–
=
COLOUR
SIGNALS
(1)
Y
C
B
128
16
166
54
202
90
240
128
C
R
128
146
16
34
222
240
110
128
R
G
B
White
Yellow
Cyan
Green
Magenta
Red
Blue
Black
235
210
170
145
106
81
41
16
235
235
16
16
235
235
16
16
235
235
235
235
16
16
16
16
235
16
235
16
235
16
235
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7104H | GT 38C 38#12 PIN PLUG |
| SAA7105H | Digital video encoder |
| SAA7105H | Digital video encoder |
| SAA7108 | PC-CODEC |
| SAA7109 | PC-CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7105E/V1/G | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/G,518 | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/G,557 | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/G-T | 功能描述:視頻 IC PC-DENC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7105E/V1/S1,518 | 功能描述:視頻 IC DIGITAL VIDEO ENCODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。