參數(shù)資料
型號(hào): SAA567X
廠商: NXP Semiconductors N.V.
英文描述: Enhanced TV microcontrollers with On-Screen Display (OSD)
中文描述: 與微控制器在強(qiáng)化電視屏幕顯示(OSD)
文件頁(yè)數(shù): 48/116頁(yè)
文件大?。?/td> 532K
代理商: SAA567X
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
2002 May 06
48
Philips Semiconductors
Objective specification
Enhanced TV microcontrollers with
On-Screen Display (OSD)
SAA567x; SAA569x
18 UART PERIPHERAL
The 80C51 microcontroller incorporates a full duplex
UART with a single byte receive buffer, meaning that it can
commence reception of a second byte before the first is
read from the receive buffer. This register is implemented
twice. Writing to S0BUF writes to the transmit buffer.
Reading from S0BUF reads from the receive buffer. Only
hardware can read from the transmit buffer and write to the
receive buffer.
For further details refer to the “SAA56xx UART Operation
Application Note SPG/AN01010”
The UARTs TX and RX pins connect to P0.1 and P0.0,
respectively.
Two registers (S0CON, S0BUF) and one bit (SMOD in
PCON register) control the UART.
Table 20
UART Special Function Registers
18.1
UART modes
The serial port can operate in four modes:
Mode 0:
Serial data enters and exits through RX. TX
outputs the shift clock. Eight bits are transmitted and
received (LSB first). The baud rate is fixed at
1
6
f
clk
.
Mode 1:
Ten bits are transmitted (through TX) or
received(throughRX):astartbit(logic 0),eightdatabits
(LSB first) and a stop bit (logic 1). On receive, the stop
bit goes into RB8 in SFR S0CON. The baud rate can be
varied at either Timer 1 or 2 overflow rate.
Mode 2:
Eleven bits are transmitted (through TX) or
received (through RX): start bit (logic 0), eight data bits
(LSB first), a 9
th
data bit and a stop bit (logic 1).
On transmit, the 9
th
data bit, TB8 in S0CON, can be
assigned thevalueoflogic 0or logic 1.For example,the
parity bit could be moved into TB8. On receive, the 9
th
data bit goes into RB8 in S0CON, while the stop bit is
ignored. The baud rate can be programmed to either
1
32
f
clk
or
1
16
f
clk
.
Mode 3:
Eleven bits are transmitted (through TX) or
received(throughRX):astartbit(logic 0),eightdatabits
(LSB first), a 9
th
data bit and a stop bit (logic 1). In fact,
Mode 3 is the same as Mode 2 in all respects except
baud rate. The baud rate can be varied at either Timer 1
or 2 overflow rate.
In all four modes, transmission is initiated by any
instruction that uses S0BUF as a destination register.
ReceptionisinitiatedinMode 0bytheconditionRI = 0and
REN = 1. In the other modes, reception is initiated by the
incoming start bit if REN = 1.
18.2
UART multiprocessor communications
Modes 2 and 3 have a special provision for multiprocessor
communications. In these modes, nine data bits are
received. The 9
th
bit goes into RB8, followed by a stop bit.
The port can be programmed such that when the stop bit
is received, the serial port interrupt will be activated only if
RB8 = 1. This feature is enabled by setting bit SM2 in
S0CON. A way to use this feature in multiprocessor
systems is as follows.
When the master processor wants to transmit a block of
data to one of several slaves, it first sends out an address
byte which identifies the target slave. An address byte
differs from a data byte. The 9
th
bit is logic 1 in an address
byte and logic 0 in a data byte. With SM2 = 1, no slave will
be interrupted by a data byte reception.
An address byte, however, will interrupt all slaves, so that
each slave can examine the received byte and see if it is
being addressed. The addressed slave will clear its SM2
bit and prepare to receive the data bytes that will follow.
The slaves that were not being addressed leave their
SM2 bits set and carry on the task they were performing.
Bit SM2 has no effect in Mode 0; in Mode 1, it can be used
to check the validity of the stop bit. When receiving in
Mode 1 (if SM2 = 1), the receive interrupt will not be
activated unless a valid stop bit is received.
18.3
S0BUF registers
This register is implemented twice. Writing to S0BUF
writes to the transmit buffer. Reading from S0BUF reads
from the receive buffer. Only hardware can read from the
transmit buffer and write to the receive buffer.
SFR
ADDRESS
S0CON
S0BUF
99H
9AH
相關(guān)PDF資料
PDF描述
SAA5695HL Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA569x Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA5677HL Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA5700GP Chinese Character System Teletext CCST decoder
SAA5700 Chinese Character System Teletext CCST decoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA5695HL 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA5697HL 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA569X 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Enhanced TV microcontrollers with On-Screen Display (OSD)
SAA5700 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Chinese Character System Teletext CCST decoder
SAA5700GP 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Chinese Character System Teletext CCST decoder