- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372109 > SAA3500H (NXP SEMICONDUCTORS) Digital audio broadcast channel decoder PDF資料下載
參數(shù)資料
| 型號： | SAA3500H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Digital audio broadcast channel decoder |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, MO-112, SOT-317-1, QFP-100 |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 156K |
| 代理商： | SAA3500H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
2000 Jun 14
15
Philips Semiconductors
Preliminary specification
Digital audio broadcast channel decoder
SAA3500H
For full details of the L3-bus interface specification, please, refer to the SAA2502H data sheet (order number
9397 750 03068 or at http://www.semiconductors.com/products).
9.7.3
M
ICROCONTROLLER INTERFACE REGISTERS
Communication between the microcontroller and the SAA3500H is by addressing registers and writing or reading data.
All addresses and register contents are in hexadecimal notation.
The following registers are available for the writing of data:
Table 8
Writeable registers
ADDRESS
(HEX)
NAME
DESCRIPTION
SETTING AFTER RESET
(HEX)
00
01
10
20
21
30
31
32
40
41
42
50
51
60
62
63
70
Control
Configuration
CIFCount
CurSubChSel
NextSubChSel
SOD1
SOD2
SOD3
AGCExternal
AGCInternal
AGCFixed
NullDetMargin
TIIControl
MixerFreqInput
CarrierShift
AFCGain
ATCWinControl
control
configuration
CIF count and occurrence change flag
current sub-channel selection
next sub-channel selection
select sub-channel for serial output SOD1
select sub-channel for serial output SOD2
select sub-channel for serial output SOD3
setting of thresholds for external AGC
settings of the internal AGC
internal AGC switch off and fixed gain setting
null detector margin
TII main/sub identifier
digital mixer frequency control input
carrier shift by n carrier positions
AFC loop gain
ATC window control input or FFT window position and null
detector delay compensation
CIR detector thresholds, edge and range
ATC loops gains; clock I and P gains and window gain
1F
FF
00 00 00
00 00 00 00
00 00 00 00
40
40
40
61 0C
D0 49
00
40
00 00
80 00 00
00
10
96
71
73
CIRThreshold
ATCGains
02 02
02 04 20
CMODE
CDATA
2
7
8
1
MSB
LSB
CCLK
2
7
8
1
MSB
LSB
addressing mode
data mode
Fig.14 L3-bus command transfer example.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA4700T | VPS dataline processor |
| SAA4700 | VPS dataline processor |
| SAA4945H | LIne MEmory noise Reduction IC LIMERIC |
| SAA4951 | RES 6.49K OHM 1/16W 0.5% 0402SMD |
| SAA4951WP | Memory controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA35020004 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA35020005 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA35020008 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA35020103 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA35020104 | 制造商:LG Corporation 功能描述:S/W,Firmware |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。