參數(shù)資料
型號(hào): SAA3500H
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: Digital audio broadcast channel decoder
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, MO-112, SOT-317-1, QFP-100
文件頁數(shù): 14/32頁
文件大小: 156K
代理商: SAA3500H
2000 Jun 14
14
Philips Semiconductors
Preliminary specification
Digital audio broadcast channel decoder
SAA3500H
For full details of the I
2
C-bus interface specification, please, refer to the I
2
C-bus specification
(http://www.semiconductors.com/handbook/various_38.html), which is also available on request.
9.7.2
L3-
BUS MODE
The L3-bus device address is composed as follows:
Table 6
L3-bus device address
Note
1.
The ‘Data Operation Mode’ bits DOM1 and DOM0 define the current sub-mode of the microcontroller interface until
the next time a device address is received (see Table 7).
Table 7
Read and write operation to the microcontroller in L3-bus mode
Fundamentals of the L3-bus interface protocol are shown in Fig.14.
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
DOM1
(1)
BIT 0
DOM0
(1)
0
1
1
0
1
1
DOM1
DOM0
FUNCTION
REMARK
0
0
1
1
0
1
0
1
data from microcontroller to SAA3500H
data from SAA3500H to microcontroller
control from microcontroller to SAA3500H
status from SAA3500H to microcontroller
general purpose data transfer
general purpose data transfer
register selection for data transfer
short device status message
CCLK
CDATA
9
2
7
8
1
MSB
LSB
9
2
7
8
1
ACK
R/W
MSB
ACK
P
cSTOP
S
cSTART
address transfer
data transfer
Fig.13 I
2
C-bus data transfer example.
相關(guān)PDF資料
PDF描述
SAA4700T VPS dataline processor
SAA4700 VPS dataline processor
SAA4945H LIne MEmory noise Reduction IC LIMERIC
SAA4951 RES 6.49K OHM 1/16W 0.5% 0402SMD
SAA4951WP Memory controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA35020004 制造商:LG Corporation 功能描述:S/W,Firmware
SAA35020005 制造商:LG Corporation 功能描述:S/W,Firmware
SAA35020008 制造商:LG Corporation 功能描述:S/W,Firmware
SAA35020103 制造商:LG Corporation 功能描述:S/W,Firmware
SAA35020104 制造商:LG Corporation 功能描述:S/W,Firmware