- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372109 > SAA3323 (NXP Semiconductors N.V.) Drive processor for DCC systems PDF資料下載
參數(shù)資料
| 型號： | SAA3323 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Drive processor for DCC systems |
| 中文描述： | 戴納信貸驅動處理器的系統(tǒng) |
| 文件頁數(shù)： | 17/56頁 |
| 文件大小： | 274K |
| 代理商： | SAA3323 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
May 1994
17
Philips Semiconductors
Preliminary specification
Drive processor for DCC systems
SAA3323
RAM connections
The SAA3323 has been designed to operate with DRAMs
and SRAMs. Suitable DRAMs are 64K
×
4-bit or
256K
×
4-bit configurations operating in page mode, with
an access time of 80 to 100 ns. The timing for read, write
and refresh cycles for DRAMs is shown in Figs 10 to 12.
The timing for SRAMs is shown in Figs 13 to 19.
For fast SRAMs: (these values are subject to verification
during characterization in). The conditions (most critical at
the required V
DD
) are shown in Table 14.
Table 14
Fast SRAM conditions.
Note
1.
The SAA3323 should work in: RType = ‘01’;
RTim = ‘00’ mode.
A9/CAS
When SAA3323 is used with SRAM this output pin is
Address line 9, and should be connected directly to the
corresponding address pin on the SRAM. When SAA3323
is used with DRAM this output pin is the column address
strobe (active LOW), it connects directly to the column
address strobe pin of the DRAM.
A10/RAS
When SAA3323 is used with SRAM this output pin is
Address line 10, and should be connected to the
corresponding address pin of the SRAM. When SAA3323
is used with DRAM this output pin is the row address
strobe (active LOW), it connects directly to the row
address strobe pin of the DRAM.
CONDITION
(1)
TIME
Write pulse duration
Data set-up to rising WEN
Write cycle time
Read access time
t
W
≤
140 ns
t
su
≤
72 ns
T
cy
≤
200 ns
t
ACC
≤
240 ns
OEN
This output pin is the output enable (active LOW) for the
RAM, it connects directly to the output enable pin of the
RAM.
WEN
This output pin is the write enable (active LOW) for the
RAM, it connects directly to the write enable pin of the
RAM.
A0
TO
A8
When SAA3323 is used with DRAM these output pins are
the multiplexed column and row address lines. When the
64K
×
4-bit DRAM is used, pins A0 to A7 should be
connected to the DRAM address input pins, and pin A8
should be left unconnected. When using the 256K
×
4-bit
DRAM the address pins A0 to A8 should be connected to
the address input pins of the DRAM.
When SAA3323 is used with SRAM these are the lower
address pins and should be connected directly to the
SRAM address pins.
A11
This output pin is the an address pin for the SRAM and
when SRAM is used they should be connected directly to
the address pins of the SRAM. When DRAM is used this
pin should not be connected.
A10
AND
A12
TO
A16
These output pins are the upper address pins for the
SRAM and when SRAM is used they should be connected
directly to the address pins of the SRAM. When DRAM is
used or when the small SRAM is used all or some of these
pins become available as Port expander outputs.
相關PDF資料 |
PDF描述 |
|---|---|
| SAA3323GP | Drive processor for DCC systems |
| SAA3323H | Drive processor for DCC systems |
| SAA3500H | Digital audio broadcast channel decoder |
| SAA4700T | VPS dataline processor |
| SAA4700 | VPS dataline processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA3323GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA3323H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA33299003 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA33308202 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA33333703 | 制造商:LG Corporation 功能描述:S/W,Firmware |
發(fā)布緊急采購，3分鐘左右您將得到回復。