January 1995
39
Philips Semiconductors
Preliminary specification
Digital Audio Broadcast (DAB) decoder
SAA2501
8.1.5.3
Halt mode
Table 39
Requirements for halt mode timing (see Fig.21)
SYMBOL
PARAMETER
REQUIREMENT
≥
190
≥
190
≥
190
UNIT
t
d1
t
L
t
h2
L3CLK HIGH to L3CLK LOW delay time after L3MODE HIGH
L3MODE LOW time
L3CLK hold time before L3MODE LOW
ns
ns
ns
Slave device to microcontroller
t
d2
t
d5
L3DATA enable time after L3MODE HIGH
L3DATA disable time after L3MODE LOW
0 < t
d2
≤
50
0 < t
d5
≤
50
ns
ns
Fig.21 Halt mode timing.
handbook, full pagewidth
MGB509
tL
L3CLK
L3MODE
d5
t
h2
t
td1
d2
t
L3DATA
IC to
microcontroller
8.2
SAA2501 L3 protocol enhancement options
The L3 interface on the SAA2501 is limited in speed,
dictated both by the maximum SAA2501 handling speed
and the upper frequencies of the L3 interfacing standard.
On the other hand, the SAA2501 offers several
enhancements to make a better use of the SAA2501 L3
interface capacity. The enhancements are optional. The
applicant chooses whether to use them or not.
8.2.1
T
ESTING
L3RDY
BY POLLING
L3DATA
The host must test status flag L3RDY to make sure
whether the SAA2501 L3 interface is ready to transfer data
item bytes. According to the general protocol, described in
Section 7.20.6, the status is read by first writing the
SAA2501 ‘read status’ operational address, after which
the status byte can be transferred. To avoid these status
byte transfers (thus reducing the host's load), after writing
the SAA2501 ‘read status’ operational address, L3RDY is
continuously copied to signal L3DATA during the period in
which no L3 transfers (i.e. status byte readings) are
performed. Meanwhile, L3MODE must be kept HIGH (no
L3 operational addresses may be written). As a result,
L3RDY can be tested as shown in Table 40.