- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄365451 > S71WS512N80BAWZZ2 (Spansion Inc.) Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt PDF資料下載
參數(shù)資料
| 型號(hào)： | S71WS512N80BAWZZ2 |
| 廠商： | Spansion Inc. |
| 英文描述： | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| 中文描述： | 堆疊式多芯片產(chǎn)品（MCP）的閃存和移動(dòng)存儲(chǔ)芯片的CMOS 1.8伏特 |
| 文件頁(yè)數(shù)： | 96/142頁(yè) |
| 文件大?。?/td> | 1996K |
| 代理商： | S71WS512N80BAWZZ2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)當(dāng)前第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)
96
128Mb pSRAM
S71WS512NE0BFWZZ_00_A1 June 28, 2004
P r e l i m i n a r y
FUNCTION TRUTH TABLE (Continued)
Synchronous Operation (Burst Mode)
Notes:L = V
IL
, H = V
IH
, X can be either V
IL
or V
IH
,
High-Z = High Impedance
*1: Should not be kept this logic condition longer than 4ms.
Please contact local FUJITSU representative for the relaxation of 4ms limitation.
*2: Power Down mode can be entered from Standby state and all DQ pins are in High-Z state.
Data retention depends on the selection of Partial Size.
Refer to "Power Down" in FUNCTIONAL DESCRIPTION for the details.
*3: Valid clock edge shall be set on either positive or negative edge through CR Set. CLK must be started and
stable prior to memory access.
*4: Can be either V
IL
or V
IH
except for the case the both of OE# and WE# are V
IL
. It is prohibited to bring the
both of OE# and WE# to V
IL
*5: When device is operating in "WE# Single Clock Pulse Control" mode, WE# is don’t care once write operation
is determined by WE# Low Pulse at the beginnig of write access together with address latching. Write
suspend feature is not supported in "WE# Single Clock Pulse Control" mode
*6: Can be either V
IL
or V
IH
but must be valid before Read or Write is determined. And once UB# and LB#
inputs are determined, they must not be changed until the end of burst.
*7: Once valid address is determined, input address must not be changed during ADV#=L.
*8: If OE#=L, output is either Invalid or High-Z depending on the level of UB# and LB# input. If WE#=L,
Input is Invalid. If OE#=WE#=H, output is High-Z.
*9: Output is either Valid or High-Z depending on the level of UB# and LB# input.
*10: Input is either Valid or Invalid depending on the level of UB# and LB# input.
*11: Output is either High-Z or Invalid depending on the level of OE# and WE# input.
*12: Keep the level from previous cycle except for suspending on last data. Refere to "WAIT# Output Function"
in FUNCTIONAL DESCRIPTION for the details.
*13: WAIT# output is driven in High level during write operation.
= valid edge,
= positive edge of Low pulse,
Mode
Note
CE2
CE#1
CLK
ADV#
WE#
OE#
LB#
UB#
A22-0
DQ8-1
DQ16-9
WAIT#
Standby
(Deselect)
H
H
X
X
X
X
X
X
X
High-Z
High-Z
High-Z
Start
Address Latch
*1
L
*3
*4
X
*4
X
*6
X
*6
X
*7
Valid
*8
High-Z
*8
High-Z
*11
High-Z
Advance
Burst Read to
Next Address
*1
*3
H
H
L
X
*9
Output
Valid
*9
Output
Valid
Output
Valid
Burst Read
Suspend
*1
*3
H
High-Z
High-Z
*12
High
Advance
Burst Write to
Next Address
*1
*3
*5
L
H
*10
Input
Valid
*10
Input
Valid
*13
High
Burst Write
Suspend
*1
*3
*5
H
Input
Invalid
Input
Invalid
*12
High
Terminate
Burst Read
X
H
X
High-Z
High-Z
High-Z
Terminate
Burst Write
X
X
H
High-Z
High-Z
High-Z
Power Down
*2
L
X
X
X
X
X
X
X
X
High-Z
High-Z
High-Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S71WS512N80BAWZZ3 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BFEZZ0 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BFEZZ2 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BFEZZ3 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BFIZZ0 | Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S71WS512N80BAWZZ3 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BFEZZ0 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BFEZZ2 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BFEZZ3 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
| S71WS512N80BFIZZ0 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and pSRAM CMOS 1.8 Volt |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。