- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935_07 (Applied Micro Circuits Corp.) PCI Product PDF資料下載
參數(shù)資料
| 型號： | S5935_07 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PCI Product |
| 中文描述： | 的PCI產(chǎn)品 |
| 文件頁數(shù)： | 10/204頁 |
| 文件大?。?/td> | 1897K |
| 代理商： | S5935_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁
S5935 – PCI Product
10 DS1527
AMCC Confidential and Proprietary
Revision 1.02 – June 27, 2006
Data Book
Figure 41. Serial Interface Byte Access — Write ................................................................................................... 94
Figure 42. Serial Interface Byte Access — Read ................................................................................................... 94
Figure 43. PCI AD Bus Definition During a Type 0 Configuration Access ............................................................. 95
Figure 44. Type 0 Configuration Read Cycles ....................................................................................................... 96
Figure 45. Type 0 Configuration Write Cycles ....................................................................................................... 96
Figure 46. Zero Wait State Burst Read PCI Bus Transfer (S5935 as Initiator) .................................................... 102
Figure 47. Single Data Phase PCI Bus Read of S5935 Registers (S5935 as Target) ......................................... 103
Figure 48. Burst PCI Bus Read Attempt to S5935 Registers (S5935 as Target) ................................................. 103
Figure 49. Zero Wait State Burst Write PCI Bus Transfer (S5935 as Initiator) .................................................... 104
Figure 50. Single Data Phase PCI Bus Write of S5935 Registers (S5935 as Target) ......................................... 105
Figure 51. Master-Initiated, Normal Completion (S5935 as either Target or Initiator) ......................................... 105
Figure 52. Master Initiated Termination Due to Preemption and Latency Timer Active (S5935 as Master) ........ 106
Figure 53. Master Initiated Termination Due to Preemption and Latency Timer Expired (S5935 as Master) ...... 106
Figure 54. Master Abort, No Response ............................................................................................................... 107
Figure 55. Target Disconnect Example 1 (IRDY# deasserted) ............................................................................ 108
Figure 56. Target-Initiated Retry .......................................................................................................................... 109
Figure 57. Target Abort Example ......................................................................................................................... 110
Figure 58. PCI Bus Arbitration and S5935 Bus Ownership Example ................................................................... 110
Figure 59. PCI Bus Access Latency Components ............................................................................................... 111
Figure 60. Engaging the LOCK# Signal ............................................................................................................... 112
Figure 61. Access to a Locked Target by its Owner ............................................................................................ 113
Figure 62. Access Attempt to a Locked Target .................................................................................................... 113
Figure 63. Error Reporting Signals ...................................................................................................................... 115
Figure 64. Asynchronous Add-On Operation Register Read ............................................................................... 118
Figure 65. Asynchronous Add-On Operation Register Write ............................................................................... 118
Figure 66. Synchronous FIFO or Pass-Thru Data Register Read ....................................................................... 119
Figure 67. Synchronous FIFO or Pass-Thru Data Register Write ........................................................................ 119
Figure 68. nv Memory Read Operation ................................................................................................................ 124
Figure 69. nv Memory Write Operation ................................................................................................................ 125
Figure 70. Block Diagram - PCI to Add-On Mailbox Register .............................................................................. 126
Figure 71. Block Diagram - Add-On to PCI Mailbox Register .............................................................................. 126
Figure 72. INTCSR FIFO Advance and Endian Control Bits ................................................................................ 134
Figure 73. Figure 2a. 16-bit Endian Conversion .................................................................................................. 135
Figure 74. PCI Read from a Full S5935 FIFO ...................................................................................................... 140
Figure 75. PCI Read from an Empty S5935 FIFO (Target Disconnect) ............................................................... 140
Figure 76. PCI Write to an Empty S5935 FIFO .................................................................................................... 141
Figure 77. PCI Write to a Full S5935 FIFO (Target Disconnect) .......................................................................... 141
Figure 78. Synchronous FIFO Register Burst Read Access Example ................................................................. 143
Figure 79. Synchronous FIFO Register Burst RDFIFO# Access Example .......................................................... 144
Figure 80. Single Cycle Pass-Thru Write ............................................................................................................. 153
Figure 81. Single Cycle Pass-Thru Write with PTADR# ...................................................................................... 154
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5935QRC | PCI Product |
| S5935TFC | PCI Product |
| S5935TF | PCI 5V Bus Master/Target Device 32-bit |
| S5935 | PCI 5V Bus Master/Target Device 32-bit |
| S5935QF | PCI 5V Bus Master/Target Device 32-bit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
| S5935TF | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI 5V Bus Master/Target Device 32-bit |
| S5935TFC | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。