
8-BIT TIMER 2 
S3C94A5/F94A5 
13-2 
T2CON is located in page 0, at address BEH, and is read/write addressable using register addressing mode. 
A reset clears T2CON to "00H". This sets timer 2 to normal interval timer mode, selects an input clock frequency of 
fxx/1024, and disables all timer 2 interrupts. You can clear the timer 2 counter at any time during normal operation 
by writing a "1" to T2CON.2. 
To enable the timer 2 match/capture interrupt (T2INT), you must write T2CON.1 to "1". To detect a match/capture 
interrupt pending condition, the application program polls INTPND3.4. When a "1" is detected, a timer 2 match or 
capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by 
software by writing a "0" to the timer 2 match/capture interrupt pending bit, INTPND3.4. 
Timer 2 Control Register (T2CON)
BEH, R/W
.7
.6
.5
.4
.3
.2
.1
.0
MSB
LSB
Timer 2 counter clear bit:
0 = No effect
1 = Clear the timer 2 counter (when write)
Timer 2 input clock selection bits:
000 = fxx/1024
001 = fxx/256
010 = fxx/64
011 = fxx/8
100 = fxx
111 = Counter stop
Other Values = Not abailable
Timer 2 operating mode selection bits:
00 = Interval mode (P4.1/T2OUT)
01 = Capture mode (capture on rising edge,
        counter running, OVF can occur)
10 = Capture mode (capture on falling edge,
        counter running, OVF can occur)
11 = PWM mode (OVF and match interrupt can occur)
Timer 2 overflow interrupt enable bit:
0 = Disable overflow interrupt
1 = Enable overflow interrupt
Timer 2 match/capture interrupt enable bit:
0 = Disable interrupt
1 = Enable interrupt
Figure 13-1. Timer 2 Control Register (T2CON)