- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98069 > S3C1850XX-SM 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | S3C1850XX-SM |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| 封裝： | 0.375 INCH, SOP-24 |
| 文件頁(yè)數(shù)： | 7/89頁(yè) |
| 文件大?。?/td> | 323K |
| 代理商： | S3C1850XX-SM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)
S3C1850
2-14
HALT MODE
The HALT mode is used to reduce power consumption by stopping the clock and holding the states of all internal
operations fixed. This mode is very useful in battery-powered instruments. It also holds the controller in wait
status for external stimulus to start some event. The S3C1850 can be halted by programming the P2.12 pin high,
and by forcing P0 input pins (P0.0-P0.3) to high and P1 input pins (P1.0-P1.3) to high, concurrently (See Figure
2-15). When in HALT mode, the internal circuitry does not receive any clock signal, and all P2, P3 output pins
become low states. However, P2.0 pin becomes floating state, P2.1 and P2.6 pins retain their programmed
values until the device is re-started as follows:
Forcing any P0 and P1 input pins to low : system reset occurs and it continues to operate from the reset
address.
An oscillation stabilization time of 13 msec in fxx = 455 kHz crystal oscillation is needed for stability (See Figure
2-16).
P0.3-P0.0
P1.3-P1.0
VDD
4
Internal P2.12
Internal
HALT
System reset
4
Figure 2-15. Block Diagram of HALT Logic
Normal Mode
HALT mode
X'tal
13 msec (Minimum)
120
sec (Typical)
HALT
Figure 2-16. Release Timing for HALT or RESET to Normal Mode in Crystal Oscillation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3C3410XXX-QA | 32-BIT, MROM, 40 MHz, RISC MICROCONTROLLER, PQFP128 |
| S3C70F2XX-SO | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO32 |
| S3C70F4XX-AV | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP30 |
| S3C72M9XX-QA | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP128 |
| S3P72M9-QA | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP128 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3C1860 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:4-bit single-chip CMOS microcontroller |
| S3C2400 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:RISC MICROPROCESSOR |
| S3C2410A | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:32-Bit RISC Microprocessor |
| S3C2410A-20 | 制造商:Samsung Electro-Mechanics 功能描述:Microprocessor, 32 Bit, 272 Pin, Plastic, BGA |
| S3C2410A20-YO80 | 制造商:Samsung Semiconductor 功能描述: 制造商:Samsung Semiconductor 功能描述:200MHz, MMU, NAND Flash Boot Loader, ROM/SRAM/SDRAM Control, STN/TFT LCD Control, Touch Panel Control, MMC/SD Card, USB, 10bit ADC/Lead Free |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。