參數(shù)資料
型號: S2075
廠商: Applied Micro Circuits Corp.
英文描述: Fibre Channel Bit Stream Monitor with Repeater(帶中繼器的光纖位流監(jiān)視器)
中文描述: 光纖通道比特流監(jiān)視器與中繼器(帶中繼器的光纖位流監(jiān)視器)
文件頁數(shù): 5/21頁
文件大?。?/td> 168K
代理商: S2075
5
S2075
FIBRE CHANNEL BIT STREAM MONITOR WITH REPEATER
May 15, 2000 / Revision A
RECEIVER DESCRIPTION
Whenever a signal is present, the receiver attempts
to recover the serial clock from the received data
stream. The S2075 searches the serial bit stream for
the occurrence of a positive polarity comma sync
pattern (0011111xxx positive running disparity) to
perform word synchronization. Once synchronization
on both bit and word boundaries is achieved, the
receiver provides the decoded data on its parallel
outputs.
Clock Recovery Function
Clock recovery is performed on the input data
stream. A simple state machine in the clock recovery
macro decides whether to acquire lock from the se-
rial data input or from the reference clock. The deci-
sion is based upon the frequency and run length of
the input serial data.
The lock to reference frequency criteria ensure that
the S2075 will respond to variations in the serial data
input frequency (as compared to the reference fre-
quency). The new lock state is dependent upon the
current lock state, as shown in Table 4. The run-
length criteria ensure that the S2075 will respond ap-
propriately and quickly to a loss of signal. The run-
length checker flags a condition of consecutive ones
or zeros across 12 parallel words. Thus, 119 or less
consecutive ones or zeros does not cause signal loss,
129 or more causes signal loss, and 120 – 128 may
or may not, depending on how the data aligns across
byte boundaries. If both the off-frequency detect test
and the run-length test is satisfied, the CRU will at-
tempt to lock to the incoming data.
In any transfer of PLL control between the serial
data and the reference clock, the RBC0 and RBC1
remain phase continuous and glitch free, assuring
the integrity of downstream clocking.
Reference Clock Input
The reference clock must be provided from a low
jitter clock source. The frequency of the received
data stream must be within 400 ppm of the reference
clock to ensure reliable locking of the receiver PLL.
A single reference clock is provided to both the
transmit and receive PLLs.
Data Output
The S2075 provides either framed or unframed par-
allel output data, determined by the state of
EN_CDET. With EN_CDET held ACTIVE, the S2075
will detect and align to the 8B/10B comma codeword
anywhere in the data stream. When EN_CDET is
INACTIVE, no attempt is made to synchronize on
any particular incoming character. The S2075 will
achieve bit synchronization within 250 bit times and
begin to deliver unframed parallel output data words
whenever it has received full transmission words.
Upon change of state of the EN_CDET input, the
COM_DET output response will be delayed by a
maximum of 3 byte times.
k
c
o
L
t
n
e
S
e
S
r
u
C
y
c
n
)
e
C
u
q
B
T
e
r
F
.
L
v
L
P
e
S
k
c
o
L
w
e
N
d
e
k
c
o
L
m
p
p
8
8
4
<
d
e
k
c
o
L
m
p
p
2
3
7
o
8
8
4
d
e
n
m
r
d
n
U
m
p
p
2
3
7
>
d
e
k
c
o
U
d
e
k
c
o
U
m
p
p
4
4
2
<
d
e
k
c
o
L
m
p
p
6
6
3
o
4
4
2
d
e
n
m
r
d
n
U
m
p
p
6
6
3
>
d
e
k
c
o
U
Table 4. Lock to Reference Frequency Criteria
相關(guān)PDF資料
PDF描述
S2076 Quad Fibre Channel Transceiver(四光纖通道收發(fā)器)
S2078 Dual Fibre Channel Transceiver(雙光纖通道收發(fā)器)
S2080 34×34 3.2 Gbit/s Differential Crosspoint Switch(高達3.2 Gbit/s數(shù)據(jù)傳送速率的34×34差分交叉開關(guān))
S208T01 Low Profile Type Solid State Relays
S208T02 Low Profile Type Solid State Relays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S2079 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Drivers for GaAs FET Switches and Digital Attenuators
S2079B1LF 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:ISDN S-INTERFACE DUAL TRANSFORMER MODULES SMLL SMT PACKAGE 23.5×12.3×9mm
S207R 制造商:MINMAX 制造商全稱:Minmax Technology Co., Ltd. 功能描述:2W, Low Cost DIP, Single & Dual Output DC/DC Converters
S-208 制造商:SCANBE/VERO 功能描述:
S2080 制造商:Tyan 功能描述:MB;ATX;S370;PIIIT;SDRAM;SINGLE 制造商:Microsemi Corporation 功能描述:800V 16A 2PIN DO-203AA - Bulk