參數(shù)資料
型號(hào)： S2009
廠商： Applied Micro Circuits Corp.
英文描述： 1.6 Gbps Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的1.6 Gbps四串行收發(fā)器)
中文描述： 1.6 Gbps的四串行背板設(shè)備（用于高速串行數(shù)據(jù)傳送的1.6 Gbps的四串行收發(fā)器）
文件頁(yè)數(shù)： 6/42頁(yè)
文件大?。?/td> 1866K
代理商： S2009
6
1.6 GBPS QUAD SERIAL BACKPLANE DEVICE
S2009
February 9, 2001 / Revision C
Table 1. Input Modes
K
C
O
L
_
H
C
n
o
r
e
p
O
0
k
c
)
o
e
k
o
d
s
d
e
s
u
x
e
b
K
L
C
T
v
c
.
E
D
e
o
O
N
M
(
x
K
L
.
n
C
n
T
a
.
h
E
c
D
O
l
M
T
s
N
O
E
D
N
F
E
P
E
o
D
N
a
d
I
w
r
r
1
o
s
d
d
e
s
u
e
b
A
K
r
L
C
v
c
T
.
e
E
R
D
(
O
M
.
n
A
n
K
a
L
h
C
c
T
.
l
E
D
r
O
s
M
O
K
C
F
O
L
L
E
N
a
d
)
N
k
A
c
H
C
o
v
a
w
e
k
o
1. Note that internal synchronization of FIFOs is performed upon de-assertion of RESET_N
or when the synchronization pattern is generated (SYNC = 1 DNx = 1).
TRANSMITTER DESCRIPTION
The transmitter section of the S2009 contains a
single PLL which is used to generate the serial rate
transmit clock for all transmitters. Four channels are
provided with a variety of options regarding input
clocking and loopback. The transmitters can operate
in the range of 1.3 to 1.6 GHz, 20 times the refer-
ence clock frequency.
Data Input
The S2009 has been designed to simplify the paral-
lel interface data transfer and provides the utmost in
flexibility regarding clocking of parallel data. The
S2009 incorporates a unique FIFO structure on both
the parallel inputs and the parallel outputs which en-
ables the user to provide a “clean” reference source
for the PLL and to accept a separate external clock
which is used exclusively to reliably clock data into
the device.
Data is input to each channel of the S2009 nominally
as 10-bit parallel data. This consists of eight data
bits of user data, KGEN, and DN. An input FIFO and
a clock input, TCLKx, are provided for each channel
of the S2009. The device can operate in two different
modes. In Channel Lock Mode, all four bytes of input
data are clocked into their respective FIFOs using
the TCLKA clock. In Independent Mode, each byte of
data is clocked into its FIFO with the TCLKx pro-
vided with each byte. Table 1 provides a summary of
the input modes for the S2009.
Operation in the TCLK Mode makes it easier for users
to meet the relatively narrow setup and hold time win-
dow required by the parallel 10-bit interface. The
TCLKx signal is used to clock the data into an internal
holding register and the S2009 synchronizes its inter-
nal data flow to insure stable operation. However, re-
gardless of the clock mode, REFCLK is always the
VCO reference clock. This facilitates the provision of a
clean reference clock resulting in minimum jitter on the
serial output. The TCLKx must be frequency locked to
REFCLK, but may have an arbitrary phase relation-
ship. Adjustment of internal timing of the S2009 is per-
formed during reset. Once synchronized, the user must
insure that the timing of the TCLKx signal does not
change by more than
±
3 ns relative to the REFCLK.
相關(guān)PDF資料
PDF描述
S2012D SCRs (1 A to 70 A)
S2012D SCRs
S2012R SCRs
S2012V SCRs
S2015L SCRs 1-70 AMPS NON-SENSITIVE GATE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S2009TB 制造商:AppliedMicro 功能描述: 制造商:AMC 功能描述:
S200-A-1325 制造商:Selco Products 功能描述:ADJUSTABLE TEMP CONTROL, 75-425 DEG
S-200C R RD 制造商:CSYS 功能描述:
S200-F-1 制造商:Selco Products 功能描述:ADJUSTABLE TEMP CONTROL, 75-575 DEG
S200K25SL0N63L6R 功能描述:瓷片電容器 .25LS 20PF 1KV 10% RoHS:否 制造商:Vishay/Cera-Mite 電容:0.01 uF 容差:20 % 電壓額定值:3 kV 工作溫度范圍:- 25 C to + 105 C 損耗因數(shù) DF: 端接類型:Radial 產(chǎn)品:High Voltage Ceramic Disc Capacitors
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*