參數(shù)資料
型號: S2009
廠商: Applied Micro Circuits Corp.
英文描述: 1.6 Gbps Quad Serial Backplane Device(用于高速串行數(shù)據(jù)傳送的1.6 Gbps四串行收發(fā)器)
中文描述: 1.6 Gbps的四串行背板設(shè)備(用于高速串行數(shù)據(jù)傳送的1.6 Gbps的四串行收發(fā)器)
文件頁數(shù): 18/42頁
文件大小: 1866K
代理商: S2009
18
1.6 GBPS QUAD SERIAL BACKPLANE DEVICE
S2009
February 9, 2001 / Revision C
The following table provides a list of the pins that are JTAG tested. Each port has a Boundary Scan Register
(BSR), unless otherwise noted. The following features are described: the JTAG mode of each register (input,
output2, or internal (refers to an internal package pin)), the direction of the port if it has a boundary scan register
(in or out), and the position of this register on the scan chain.
9
m
0
a
0
N
2
S
e
n
P
C
N
n
e
a
c
m
a
S
_
N
e
r
t
o
o
C
P
c
G
e
A
d
o
t
p
T
J
M
g
u
-
n
u
o
R
t
O
n
Y
S
n
y
s
n
0
E
D
O
M
C
e
d
o
m
c
t
p
n
1
-
K
C
O
L
_
H
C
k
c
o
n
a
h
c
t
p
n
2
-
D
N
E
P
L
d
n
e
p
t
p
n
3
-
C
N
E
P
L
c
n
e
p
t
p
n
4
-
B
N
E
P
L
b
n
e
p
t
p
n
5
-
A
N
E
P
L
a
n
e
p
t
p
n
6
-
l
n
7
-
l
n
8
-
l
n
9
-
N
_
T
E
S
E
R
t
s
e
t
p
n
0
1
-
K
L
C
F
E
R
k
a
t
o
_
n
d
t
p
n
1
1
-
O
K
L
C
T
f
b
_
k
_
m
s
n
2
p
O
-
2
1
D
N
D
d
t
p
n
3
1
-
D
N
E
G
K
d
n
e
g
k
t
p
n
4
1
-
7
D
N
I
D
)
d
_
n
d
t
p
n
5
1
-
6
D
N
I
D
)
d
_
n
d
t
p
n
6
1
-
5
D
N
I
D
)
d
_
n
d
t
p
n
7
1
-
4
D
N
I
D
)
d
_
n
d
t
p
n
8
1
-
3
D
N
I
D
)
d
_
n
d
t
p
n
9
1
-
2
D
N
I
D
)
d
_
n
d
t
p
n
0
2
-
1
D
N
I
D
)
d
_
n
d
t
p
n
1
2
-
0
D
N
I
D
)
d
_
n
d
t
p
n
2
2
-
D
K
L
C
T
d
k
t
p
n
3
2
-
C
N
D
c
n
d
t
p
n
4
2
-
C
N
E
G
K
c
n
e
g
k
t
p
n
5
2
-
7
C
N
I
D
)
c
_
n
d
t
p
n
6
2
-
6
C
N
I
D
)
c
_
n
d
t
p
n
7
2
-
5
C
N
I
D
)
c
_
n
d
t
p
n
8
2
-
4
C
N
I
D
)
c
_
n
d
t
p
n
9
2
-
3
C
N
I
D
)
c
_
n
d
t
p
n
0
3
-
2
C
N
I
D
)
c
_
n
d
t
p
n
1
3
-
1
C
N
I
D
)
c
_
n
d
t
p
n
2
3
-
0
C
N
I
D
)
c
_
n
d
t
p
n
3
3
-
C
K
L
C
T
c
k
t
p
n
4
3
-
B
N
E
G
K
b
n
e
g
k
t
p
n
5
3
-
B
N
D
b
n
d
t
p
n
6
3
-
7
B
N
I
D
)
b
_
n
d
t
p
n
7
3
-
6
B
N
I
D
)
b
_
n
d
t
p
n
8
3
-
5
B
N
I
D
)
b
_
n
d
t
p
n
9
3
-
Table 9. JTAG Pin Assignments
9
m
0
a
0
N
2
S
e
n
P
4
B
n
e
a
c
m
a
)
S
_
N
b
e
r
t
o
o
C
P
G
e
A
d
o
t
p
T
J
M
g
u
-
n
u
o
R
t
O
n
N
I
D
_
n
d
n
0
4
3
B
N
I
D
)
b
_
n
d
t
p
n
1
4
-
2
B
N
I
D
)
b
_
n
d
t
p
n
2
4
-
1
B
N
I
D
)
b
_
n
d
t
p
n
3
4
-
0
B
N
I
D
)
b
_
n
d
t
p
n
4
4
-
B
K
L
C
T
b
k
t
p
n
5
4
-
A
N
D
a
n
d
t
p
n
6
4
-
A
N
E
G
K
a
n
e
g
k
t
p
n
7
4
-
7
A
N
I
D
)
a
_
n
d
t
p
n
8
4
-
6
A
N
I
D
)
a
_
n
d
t
p
n
9
4
-
5
A
N
I
D
)
a
_
n
d
t
p
n
0
5
-
4
A
N
I
D
)
a
_
n
d
t
p
n
1
5
-
3
A
N
I
D
)
a
_
n
d
t
p
n
2
5
-
2
A
N
I
D
)
a
_
n
d
t
p
n
3
5
-
1
A
N
I
D
)
a
_
n
d
t
p
n
4
5
-
0
A
N
I
D
)
a
_
n
d
t
p
n
5
5
-
A
K
L
C
T
a
k
t
p
n
6
5
-
P
D
C
R
p
d
c
2
p
O
-
7
5
N
D
C
R
n
d
c
2
p
O
-
8
5
7
D
T
U
O
D
)
d
_
o
a
d
2
p
O
-
9
5
6
D
T
U
O
D
)
d
_
o
a
d
2
p
O
-
0
6
5
D
T
U
O
D
)
d
_
o
a
d
2
p
O
-
1
6
4
D
T
U
O
D
)
d
_
o
a
d
2
p
O
-
2
6
3
D
T
U
O
D
)
d
_
o
a
d
2
p
O
-
3
6
2
D
T
U
O
D
)
d
_
o
a
d
2
p
O
-
4
6
1
D
T
U
O
D
)
d
_
o
a
d
2
p
O
-
5
6
0
D
T
U
O
D
)
d
_
o
a
d
2
p
O
-
6
6
D
F
O
E
d
_
d
e
2
p
O
-
7
6
D
G
A
L
F
K
d
_
d
g
a
2
p
O
-
8
6
D
R
R
E
d
_
d
2
p
O
-
9
6
P
C
C
R
p
c
c
2
p
O
-
0
7
N
C
C
R
n
c
c
2
p
O
-
1
7
7
C
T
U
O
D
)
c
_
o
a
d
2
p
O
-
2
7
6
C
T
U
O
D
)
c
_
o
a
d
2
p
O
-
3
7
5
C
T
U
O
D
)
c
_
o
a
d
2
p
O
-
4
7
4
C
T
U
O
D
)
c
_
o
a
d
2
p
O
-
5
7
3
C
T
U
O
D
)
c
_
o
a
d
2
p
O
-
6
7
2
C
T
U
O
D
)
c
_
o
a
d
2
p
O
-
7
7
1
C
T
U
O
D
)
c
_
o
a
d
2
p
O
-
8
7
0
C
T
U
O
D
)
c
_
o
a
d
2
p
O
-
9
7
相關(guān)PDF資料
PDF描述
S2012D SCRs (1 A to 70 A)
S2012D SCRs
S2012R SCRs
S2012V SCRs
S2015L SCRs 1-70 AMPS NON-SENSITIVE GATE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S2009TB 制造商:AppliedMicro 功能描述: 制造商:AMC 功能描述:
S200-A-1325 制造商:Selco Products 功能描述:ADJUSTABLE TEMP CONTROL, 75-425 DEG
S-200C R RD 制造商:CSYS 功能描述:
S200-F-1 制造商:Selco Products 功能描述:ADJUSTABLE TEMP CONTROL, 75-575 DEG
S200K25SL0N63L6R 功能描述:瓷片電容器 .25LS 20PF 1KV 10% RoHS:否 制造商:Vishay/Cera-Mite 電容:0.01 uF 容差:20 % 電壓額定值:3 kV 工作溫度范圍:- 25 C to + 105 C 損耗因數(shù) DF: 端接類型:Radial 產(chǎn)品:High Voltage Ceramic Disc Capacitors