- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378162 > RM7065 (PMC-Sierra, Inc.) RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary PDF資料下載
參數(shù)資料
| 型號： | RM7065 |
| 廠商： | PMC-Sierra, Inc. |
| 英文描述： | RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary |
| 中文描述： | RM7065A⑩微處理器與片上二級高速緩存的數(shù)據(jù)資料的初步 |
| 文件頁數(shù)： | 29/52頁 |
| 文件大?。?/td> | 776K |
| 代理商： | RM7065 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2010145, Issue 2
29
RM7065A
Microprocessor with On-Chip Secondary Cache Data Sheet
Preliminary
Figure 8 Processor Block Read
In Figure 8 the read latency is 4 cycles (
ValidOut*
to
ValidIn*
), and the response data pattern is
DDxxDD. Figure 9 shows a processor block write where the processor was programmed with
write-back data rate boot code 2, or DDxxDDxx.
Finally, Figure 10 shows a typical sequence resulting in two outstanding reads, as explained in the
following sequence.
1. The processor issues a read.
2. The external agent takes control of the bus in preparation for returning data to the processor.
3. The processor encounters another internal cache miss and therefore asserts
PRqst*
in order to
regain control of the bus.
4. The external agent pulses
PAck*
, returning control of the bus to the processor.
5. The processor issues a read for the second miss.
6. The
RspSwap*
pin is asserted to denote the out of order response. Not shown in the figure is
the completion of the data transfer for the second miss, or any of the data transfer for the first
miss.
7. The external agent retakes control of the bus and begins returning data (out of order) for the
second miss to the processor
SysClock
SysAD
Addr
Data0
Data1
Data2
Data3
SysCmd
Read
NData
NData
NData
NEOD
ValidOut*
ValidIn*
RdRdy*
WrRdy*
Release*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM7065A | 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache |
| RM7065A-300T | RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary |
| RM7065A-350T | RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary |
| RM805 | LEAD FREE 8-BIT 50V SER-IN LATCHED DRV |
| RM805-17 | LEAD FREE A6841 SOIC-20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RM7065A | 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with Integrated L2 Cache |
| RM7065A-300R-D002 | 制造商:PMC Sierra from Components Direct 功能描述:RM7065A-300R-D002 - Trays 制造商:PMC-Sierra 功能描述:PMC-Sierra RM7065A-300R-D002 Microprocessors |
| RM7065C-466L-D004 | 制造商:PMC Sierra from Components Direct 功能描述:RM7065C-466L-D004 - Trays 制造商:PMC-Sierra 功能描述:PMC-Sierra RM7065C-466L-D004 Microprocessors |
| RM7065C-600T-D004 | 制造商:PMC-Sierra 功能描述: |
| RM707012 | 功能描述:通用繼電器 3PDT 16A 12VDC 86Ohm POWER RELAY RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點(diǎn)材料: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。