參數(shù)資料
型號(hào)： RM7065
廠商： PMC-Sierra, Inc.
英文描述： RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary
中文描述： RM7065A⑩微處理器與片上二級(jí)高速緩存的數(shù)據(jù)資料的初步
文件頁(yè)數(shù)： 18/52頁(yè)
文件大?。?/td> 776K
代理商： RM7065
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2010145, Issue 2
18
RM7065A
Microprocessor with On-Chip Secondary Cache Data Sheet
Preliminary
4.10 System Control Coprocessor (CP0)
The system control coprocessor (CP0) is responsible for the virtual memory sub-system, the
exception control system, and the diagnostics capability of the processor.
For memory management support, the RM7065A CP0 is logically identical to the RM5200
Family. For interrupt exceptions and diagnostics, the RM7065A is a superset of the RM5200
Family, implementing additional features described in the following sections on Interrupts, Test/
Breakpoint registers, and Performance Counters.
The memory management unit controls the virtual memory system page mapping. It consists of an
instruction address translation buffer (ITLB) a data address translation buffer (DTLB), a Joint TLB
(JTLB), and coprocessor registers used by the virtual memory mapping sub-system.
4.11 System Control Coprocessor Registers
which the virtual memory system
’
s page mapping is examined and modified, exceptions are
handled, and operating modes are controlled (kernel vs. user mode, interrupts enabled or disabled,
cache features). In addition, the RM7065A includes registers to implement a real-time cycle
counting facility, to aid in cache and system diagnostics, and to assist in data error detection.
To support the non-blocking caches and enhanced interrupt handling capabilities of the RM7065A,
both the data and control register spaces of CP0 are supported. In the data register space, which is
accessed using the
MFC0
and
MTC0
instructions, the RM7065A supports the same registers as
found in the RM5200 Family. In the control space, which is accessed by the previously unused
CTC0
and
CFC0
instructions, the RM7065A supports five new registers. The first three of these
new 32-bit registers support the enhanced interrupt handling capabilities; Interrupt Control,
Interrupt Priority Level Lo (IPLLO), and Interrupt Priority Level Hi (IPLHI). These registers are
described further in the section on interrupt handling. Two other registers, Imprecise Error 1 and
Imprecise Error 2, have been added to help diagnose bus errors that occur on non-blocking
memory references.
Figure 5 shows the CP0 registers.
相關(guān)PDF資料
PDF描述
RM7065A 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache
RM7065A-300T RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary
RM7065A-350T RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary
RM805 LEAD FREE 8-BIT 50V SER-IN LATCHED DRV
RM805-17 LEAD FREE A6841 SOIC-20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM7065A 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with Integrated L2 Cache
RM7065A-300R-D002 制造商:PMC Sierra from Components Direct 功能描述:RM7065A-300R-D002 - Trays 制造商:PMC-Sierra 功能描述:PMC-Sierra RM7065A-300R-D002 Microprocessors
RM7065C-466L-D004 制造商:PMC Sierra from Components Direct 功能描述:RM7065C-466L-D004 - Trays 制造商:PMC-Sierra 功能描述:PMC-Sierra RM7065C-466L-D004 Microprocessors
RM7065C-600T-D004 制造商:PMC-Sierra 功能描述:
RM707012 功能描述:通用繼電器 3PDT 16A 12VDC 86Ohm POWER RELAY RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點(diǎn)材料:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*