- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378162 > RM5261 (PMC-Sierra, Inc.) RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released PDF資料下載
參數(shù)資料
| 型號： | RM5261 |
| 廠商： | PMC-Sierra, Inc. |
| 英文描述： | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| 中文描述： | RM5261⑩微處理器與64位系統(tǒng)總線的數(shù)據(jù)資料發(fā)布 |
| 文件頁數(shù)： | 25/40頁 |
| 文件大?。?/td> | 683K |
| 代理商： | RM5261 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002241, Issue 1
25
RM5261
Microprocessor with 64-Bit System Bus Data Sheet
Released
Immediately after the
VccOK
signal is asserted, the processor reads a serial bit stream of 256 bits
to initialize all the fundamental operational modes. ModeClock run continuously from the
assertion of
VccOK
.
3.32 Boot-Time Modes
The boot-time serial mode stream is defined in Table 4. Bit 0 is the bit presented to the processor
as the first bit in the stream when
VccOK
is asserted. Bit 255 is the last bit transferred.
Table 4 Boot-Time Mode Bit Stream
Mode
bit
Description
0
reserved (must be zero)
Mode
bit
14:13
Description
Output driver strength - 100% = fastest
00: 67% strength
01: 50% strength
10: 100% strength
11: 83% strength
Reserved: Must be zero
4:1
Write-back data rate
0: DDDD
1: DDxDDx
2: DDxxDDxx
3: DxDxDxDx
4: DDxxxDDxxx
5: DDxxxxDDxxxx
6: DxxDxxDxxDxx
7: DDxxxxxxDDxxxxxx
8: DxxxDxxxDxxxDxxx
9-15 reserved
Pclock to SysClock Multiplier
Mode Bits 7:5 Mode Bit 20=0 Mode Bit 20=1
000 Multiply by 2 n/a
001 Multiply by 3 n/a
010 Multiply by 4 n/a
011 Multiply by 5 Multiply by 2.5
100 Multiply by 6 n/a
101 Multiply by 7 Multiply by 3.5
110 Multiply by 8 n/a
111 Multiply by 9 Multiply by 4.5
15
7:5
17:16
System configuration identifiers - software
visible in Config[21..20] register
8
Specifies byte ordering. Logically ORed
with BigEndian input signal.
0: Little endian
1: Big endian
Non-Block Write Protocol
00: R4000 compatible
01: reserved
10: pipelined
11: write re-issue
Timer Interrupt Enable/Disable
0: Enable the timer interrupt on
Int5*
1: Disable the timer interrupt on
Int5*
Reserved: Must be zero
19:18
Reserved: Must be zero
10:9
20
Select Pclock to SysClock Multiply Mode
0: Integer Multipliers
1: Half-Integer Multipliers
11
21
External Bus Width
0: 64-bit
1: 32-bit
Reserved: Must be zero
12
255:22
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM5261-200-Q | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM5261-200-QI | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM5261-250-Q | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM5261-266-Q | RM5261⑩ Microprocessor with 64-Bit System Bus Data Sheet Released |
| RM7065 | RM7065A⑩ Microprocessor with On-Chip Secondary Cache Data Sheet Preliminary |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RM5261-200Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5261-225Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5261-250Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5261-250Q-C001 | 制造商:PMC Sierra from Components Direct 功能描述:RM5261-250Q-C001, MICROPROCESSOR 64-BIT 0.25 UM CMOS TECHNOL - Trays 制造商:PMC-Sierra 功能描述:PMC SIERRA RM5261-250Q-C001, Microprocessor 64-Bit 0.25 um CMOS Technology 3.3V 208-Pin PQFP |
| RM5261-266Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。