
Page xxxvii of liv
33.1.4
Setting Angle of View .................................................................................... 1963
33.1.5
Scaling Settings............................................................................................... 1967
33.1.6
Horizontal Prefilter ......................................................................................... 1970
33.1.7
Horizontal Scale-Down................................................................................... 1970
33.1.8
Vertical Scale-Down....................................................................................... 1972
33.1.9
Horizontal Scale Up........................................................................................ 1975
33.1.10
Vertical Scale-Up............................................................................................ 1977
33.1.11
IP Conversion ................................................................................................. 1979
33.1.12
Trimming ........................................................................................................ 1983
33.1.13
Screen Synthesis ............................................................................................. 1984
33.1.14
Selecting Format for Writing Video Image Signals to Frame Buffer ............. 1986
33.1.15
Horizontal Mirroring and Rotation ................................................................. 1987
33.1.16
Writing to Frame Buffer ................................................................................. 1988
33.1.17
Selecting a Scaling-up Process or Graphics 1 Process.................................... 1993
33.1.18
Reading from Frame Buffer............................................................................ 1995
33.2
Register Descriptions ...................................................................................................... 1996
33.2.1
SCL0 Register Update Control Register (SCL0_UPDATE) .......................... 1999
33.2.2
Mask Control Register (SCL0_FRC1)............................................................ 2001
33.2.3
Missing Vsync Compensation Control Register (SCL0_FRC2)..................... 2002
33.2.4
Output Sync Select Register (SCL0_FRC3) ................................................... 2003
33.2.5
Free-Running Period Control Register (SCL0_FRC4) ................................... 2004
33.2.6
Output Delay Control Register (SCL0_FRC5) ............................................... 2005
33.2.7
Full-Screen Vertical Size Register (SCL0_FRC6).......................................... 2006
33.2.8
Full-Screen Horizontal Size Register (SCL0_FRC7) ..................................... 2007
33.2.9
Vsync Detection Register (SCL0_FRC9) ....................................................... 2008
33.2.10
Scaling-Down Control Register (SCL0_DS1) ................................................ 2009
33.2.11
Vertical Capture Size Register (SCL0_DS2) .................................................. 2010
33.2.12
Horizontal Capture Size Register (SCL0_DS3).............................................. 2011
33.2.13
Horizontal Scale Down Register (SCL0_DS4)............................................... 2012
33.2.14
Initial Vertical Phase Register (SCL0_DS5)................................................... 2013
33.2.15
Vertical Scaling Register (SCL0_DS6) .......................................................... 2014
33.2.16
Scaling-Down Control Block Output Size Register (SCL0_DS7).................. 2015
33.2.17
Scaling-Up Control Register (SCL0_US1) ..................................................... 2016
33.2.18
Output Image Vertical Size Register (SCL0_US2)......................................... 2017
33.2.19
Output Image Horizontal Size Register (SCL0_US3) .................................... 2018
33.2.20
Scaling-Up Control Block Input Size Register (SCL0_US4) ......................... 2019
33.2.21
Horizontal Scale Up Register (L0_US5)......................................................... 2020
33.2.22
Horizontal Scale Up Initial Phase Register (SCL0_US6) ............................... 2021
33.2.23
Trimming Register (SCL0_US7) .................................................................... 2022
33.2.24
Frame Buffer Read Select Register (SCL0_US8)........................................... 2023