
Page xxiii of liv
20.3.7
I
2C Bus Transmit Data Register (ICDRT)....................................................... 1037
20.3.8
I
2C Bus Receive Data Register (ICDRR)........................................................ 1038
20.3.9
I
2C Bus Shift Register (ICDRS)...................................................................... 1038
20.3.10
NF2CYC Register (NF2CYC) ........................................................................ 1039
20.4
Operation ........................................................................................................................ 1040
20.4.1
I
2C Bus Format................................................................................................ 1040
20.4.2
Master Transmit Operation ............................................................................. 1041
20.4.3
Master Receive Operation............................................................................... 1043
20.4.4
Slave Transmit Operation ............................................................................... 1045
20.4.5
Slave Receive Operation................................................................................. 1048
20.4.6
Clocked Synchronous Serial Format............................................................... 1049
20.4.7
Noise Filter ..................................................................................................... 1053
20.4.8
Example of Use............................................................................................... 1054
20.5
Interrupt Requests ........................................................................................................... 1058
20.6
Bit Synchronous Circuit.................................................................................................. 1059
20.7
Usage Notes .................................................................................................................... 1061
20.7.1
Note on Setting for Multi-Master Operation................................................... 1061
20.7.2
Note on Master Receive Mode........................................................................ 1061
20.7.3
Note on Setting ACKBT in Master Receive Mode......................................... 1062
20.7.4
Note on the States of Bits MST and TRN when Arbitration is Lost............... 1062
20.7.5
Note on I
2C-Bus Interface Master Receive Mode ........................................... 1062
20.7.6
Note on IICRST and BBSY bits ..................................................................... 1062
20.7.7
Note on Issuance of Stop Conditions in Master Transmit Mode
while ACKE = 1.............................................................................................. 1062
Section 21 Serial Sound Interface....................................................................1063
21.1
Features........................................................................................................................... 1063
21.2
Input/Output Pins............................................................................................................ 1065
21.3
Register Description ....................................................................................................... 1066
21.3.1
Control Register (SSICR) ............................................................................... 1069
21.3.2
Status Register (SSISR) .................................................................................. 1077
21.3.3
Transmit Data Register (SSITDR) .................................................................. 1081
21.3.4
Receive Data Register (SSIRDR) ................................................................... 1081
21.3.5
FIFO Control Register (SSIFCR) ................................................................... 1082
21.3.6
FIFO Status Register (SSIFSR) ...................................................................... 1085
21.3.7
Transmit FIFO Data Register (SSIFTDR) ...................................................... 1088
21.3.8
Receive FIFO Data Register (SSIFRDR) ....................................................... 1089
21.3.9
TDM Mode Register (SSITDMR) .................................................................. 1090
21.4
Operation Description..................................................................................................... 1091
21.4.1
Bus Format...................................................................................................... 1091