- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370028 > PXA255 (Intel Corp.) PXA255 Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PXA255 |
| 廠商： | Intel Corp. |
| 英文描述： | PXA255 Processor |
| 中文描述： | PXA255處理器 |
| 文件頁(yè)數(shù)： | 32/40頁(yè) |
| 文件大?。?/td> | 1191K |
| 代理商： | PXA255 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
Electrical Specifications
32
Intel PXA255 Processor
Electrical, Mechanical, and Thermal Specification
4.7.2
Hardware Reset Timing
The timing sequences shown in hardware reset timing for hardware reset assumes stable power
supplies at the assertion of nRESET. If the power supplies are unstable, follow the timings
indicated in
Section 4.7.1, “Power-On Timing” on page 30
.
4.7.3
Watchdog Reset Timing
Watchdog reset is an internally generated reset and therefore has no external pin dependencies. The
nRESET_OUT pin is the only indicator of watchdog reset, and it stays asserted for t
DHW_OUT
.
Refer to
Figure 4, “Hardware Reset Timing” on page 32
.
4.7.4
GPIO Reset Timing
GPIO reset is generated externally, and the source is reconfigured as a standard GPIO as soon as
the reset propagates internally. The clocks module is not reset by GPIO reset, so the timing varies
based on the frequency of clock selected, and if the clocks and power manager is in the frequency
change sequence when GPIO reset is asserted (see
Section 4.6.1, “32.768-kHz Oscillator
Specifications” on page 28
.)
Figure 5, “GPIO Reset Timing” on page 33
shows the possible timing
of GPIO reset.
Figure 4. Hardware Reset Timing
Table 16. Hardware Reset Timing Specifications
Symbol
Description
Min
Typical
Max
Units
tDHW_NRESET
Minimum assertion time of nRESET
0.001
ms
tDHW_OUT_A
Delay between nRESET asserted and
nRESET_OUT asserted
0
0.001
ms
tDHW_OUT
Delay between nRESET de-asserted and
nRESET_OUT de-asserted
18.1
18.2
ms
tDHW_NCS0
Delay between nReset_Out de-asserted
and nCS0 asserted
400
—
420
ns
nRESET
nRESET_OUT
t
DHW_NRESET
t
DHW_OUT
de-asserted or the PXA255 processor enters sleep mode.
t
DHW_OUT_A
Note: nBATT_FAULT and nVDD_FAULT must be high before nRESET is
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXA270 | Electrical, Mechanical, and Thermal Specification |
| PXAC37 | XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| PXB16050U | NPN microwave power transistor |
| PY08-02 | INDUSTRIERELAIS FASSUNG PCB |
| PY08-02186697 | SOCKET PCB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXA25VC22RMH70TP | 制造商:United Chemi-Con Inc 功能描述:Cap Aluminum 22uF 25V 20% (8 X 6.7mm) SMD 0.05 Ohm 1800mA 2000 hr 105°C T/R |
| PXA270 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Electrical, Mechanical, and Thermal Specification |
| PXA300 | 制造商:Marvell 功能描述: |
| PXA310 | 制造商:MARVELL 制造商全稱:MARVELL 功能描述:Rich Multimedia with Scalable Performance up to 624 MHz for Cost-Effective and Power-Effi cient Secure 3.5G Smartphones |
| PXA320 | 制造商:MARVELL 制造商全稱:MARVELL 功能描述:Cost-Effective, Scalable Performance up to 806 MHz for Power-Efficient, High-End Multimedia Handsets, Embedded Solutions, and Enterprise-Class Devices |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。