- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370028 > PXA255 (Intel Corp.) PXA255 Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PXA255 |
| 廠商： | Intel Corp. |
| 英文描述： | PXA255 Processor |
| 中文描述： | PXA255處理器 |
| 文件頁數(shù)： | 10/40頁 |
| 文件大?。?/td> | 1191K |
| 代理商： | PXA255 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Package Information
10
Intel PXA255 Processor
Electrical, Mechanical, and Thermal Specification
SDCKE[1]
OC
SDRAM and/or Synchronous Static Memory clock
enable.
(output) Connect to the clock enable pins of
SDRAM. It is deasserted during sleep. SDCKE[1] is
always de-asserted upon reset. The memory controller
provides control register bits for de-assertion.
Driven low
Driven low
SDCLK[0]
OC
Synchronous Static Memory clock.
(output) Connect to
the clock (CLK) pins of SMROM. It is driven by either the
internal memory controller clock, or the internal memory
controller clock divided by 2. At reset, all clock pins are
free running at the divide-by-2 clock speed and may be
turned off via free-running control register bits in the
memory controller. The memory controller also provides
control register bits for clock division and deassertion of
each SDCLK pin. SDCLK[0] control register assertion bit
defaults to on if the boot-time static memory bank 0 is
configured for SMROM.
SDCLK[1]
OCZ
SDRAM Clocks
(output) Connect SDCLK[1] and
SDCLK[2] to the clock pins of SDRAM in bank pairs 0/1
and 2/3, respectively. They are driven by either the
internal memory controller clock, or the internal memory
controller clock divided by 2. At reset, all clock pins are
free running at the divide-by-2 clock speed and may be
turned off via free-running control register bits in the
memory controller. The memory controller also provides
control register bits for clock division and de-assertion of
each SDCLK pin. SDCLK[2:1] control register assertion
bits are always de-asserted upon reset.
Driven Low
Driven Low
SDCLK[2]
OC
Driven Low
Driven Low
nCS[5]/
GPIO[33]
ICOCZ
Static chip selects.
(output) Chip selects to static
memory devices such as ROM and Flash. Individually
programmable in the memory configuration registers.
nCS[5:0] can be used with variable latency I/O devices.
Pulled High -
Note[1]
Note [4]
nCS[4]/
GPIO[80]
ICOCZ
nCS[3]/
GPIO[79]
ICOCZ
nCS[2]/
GPIO[78]
ICOCZ
nCS[1]/
GPIO[15]
ICOCZ
nCS[0]
ICOCZ
Static chip select 0.
(output) Chip select for the boot
memory. nCS[0] is a dedicated pin.
Driven High
Note [4]
RD/nWR
OCZ
Read/Write for static interface.
(output) Signals that the
current transaction is a read or write.
Driven Low
Holds last state
RDY/
GPIO[18]
ICOCZ
Variable latency I/O ready pin.
(input) Notifies the
memory controller when an external bus device is ready
to transfer data.
Pulled High -
Note[1]
Note [3]
L_DD[8]/
GPIO[66]
ICOCZ
LCD display data.
(output) Transfers pixel information
from the LCD controller to the external LCD panel.
Memory controller alternate bus master request.
(input) Allows an external device to request the system
bus from the memory controller.
Pulled High -
Note[1]
Note [3]
Table 3. Pin and Signal Descriptions for the PXA255 Processor (Sheet 2 of 9)
Pin Name
Type
Signal Descriptions
Reset State
Sleep State
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXA270 | Electrical, Mechanical, and Thermal Specification |
| PXAC37 | XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| PXB16050U | NPN microwave power transistor |
| PY08-02 | INDUSTRIERELAIS FASSUNG PCB |
| PY08-02186697 | SOCKET PCB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXA25VC22RMH70TP | 制造商:United Chemi-Con Inc 功能描述:Cap Aluminum 22uF 25V 20% (8 X 6.7mm) SMD 0.05 Ohm 1800mA 2000 hr 105°C T/R |
| PXA270 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Electrical, Mechanical, and Thermal Specification |
| PXA300 | 制造商:Marvell 功能描述: |
| PXA310 | 制造商:MARVELL 制造商全稱:MARVELL 功能描述:Rich Multimedia with Scalable Performance up to 624 MHz for Cost-Effective and Power-Effi cient Secure 3.5G Smartphones |
| PXA320 | 制造商:MARVELL 制造商全稱:MARVELL 功能描述:Cost-Effective, Scalable Performance up to 806 MHz for Power-Efficient, High-End Multimedia Handsets, Embedded Solutions, and Enterprise-Class Devices |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。