- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368349 > PT7D5820 100V Single N-Channel HEXFET Power MOSFET in a D2Pak package PDF資料下載
參數(shù)資料
| 型號： | PT7D5820 |
| 英文描述： | 100V Single N-Channel HEXFET Power MOSFET in a D2Pak package |
| 中文描述： | 大型數(shù)字開關(guān)？ |
| 文件頁數(shù)： | 21/39頁 |
| 文件大小： | 530K |
| 代理商： | PT7D5820 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Data Sheet
PT7D5820/5820L Large Digital Switch
21
PT0098(12/03)
Ver:1
Frame Input Offset Register 0, 1, 2, 3 (FOR0, 1, 2, 3), Read/Write
-- Address: 03H, 04H, 05H, 06H, Value after reset: 0000H for all FOR register
FOR0 register
15
FOR1 register
FOR2 register
FOR3 register
* n denotes an input stream number from 0 to 15.
0
OF32
OF31
OF30
BBM3
OF22
OF21
OF20
BBM2
OF12
OF11
OF10
BBM1
OF02
OF01
OF00
BBM0
15
0
OF72
OF71
OF70
BBM7
OF62
OF61
OF60
BBM6
OF52
OF51
OF50
BBM5
OF42
OF41
OF40
BBM4
15
0
OF112 OF111 OF110 BBM11 OF102 OF101 OF100 BBM10 OF92
OF91
OF90
BBM9
OF82
OF81
OF80
BBM8
15
0
OF152 OF151 OF150 BBM15 OF142 OF141 OF140 BBM14 OF132 OF131 OF130 BBM13 OF122 OF121 OF120 BBM12
Name*
Description
OFn2, OFn1, OFn0
Offset Bits 2,1 & 0.
These three bits define how long the serial interface receiver takes to
recognize and store bit 0 from the STi input pin: i.e., to start a new frame. The input frame offset
can be selected to +2 bit cell periods from the point where the external frame pulse input signal is
applied to the F0i input of the device. See Figure 10 & Table 9.
BBMn
Bit Boundary Mark.
ST-BUS mode: BBMn =0, The boundary of bit7 channel 0 is at the first
falling edge of the master clock after the falling edge of the frame pulse. BBMn =1, The boundary
of bit7 channel 0 is 1/4 bit cell width later that the boundary when the BBMn = 0.
GCI mode: BBMn =0, The boundary of bit7 channel 0 is half cycle before the first falling edge of
the master clock after the rising edge of the frame pulse. BBMn =1, The boundary of bit7 channel
0 is 1/4 bit cell width later that the boundary when the BBMn = 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PT7D6555 | -40V Single P-Channel HEXFET Power MOSFET in a TSOP-6 (Micro 6) package |
| PT7M7803RT | μP Supervisor Circuits? |
| PT7V2727 | 3.3v/5.0v operating voltage |
| PT7V2727W | 3.3v/5.0v operating voltage |
| PT7V3727W | 3.3v/5.0v operating voltage |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PT7FFSDGY | 制造商:Hubbell Wiring Device-Kellems 功能描述:FLUSH FRPT, 1 SERV, FURN FEED, GY |
| PT7FFSDI | 制造商:Hubbell Wiring Device-Kellems 功能描述:FLUSH FRPT, 1 SERV, FURN FEED, IV |
| PT7FSD | 制造商:Hubbell Wiring Device-Kellems 功能描述:THRU-FLOOR FITTING, 3 FLUSH FRPT |
| PT7FSDBLA | 制造商:Hubbell Wiring Device-Kellems 功能描述:FLUSH FRPT, W/20A DUP/TELE/DATA,BK |
| PT7FSDBRA | 制造商:Hubbell Wiring Device-Kellems 功能描述:FLUSH FRPT, W/20A DUP/TELE/DATA,BR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。