- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368231 > PSD701S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) PDF資料下載
參數(shù)資料
| 型號： | PSD701S5 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備具有監(jiān)督職能（可編程邏輯，4K的位的SRAM，27余個可編程輸入/輸出，通用PLD的有66個輸入） |
| 文件頁數(shù)： | 64/104頁 |
| 文件大?。?/td> | 515K |
| 代理商： | PSD701S5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
PSD7XX Family
13-64
Power
Management
Unit
(cont.)
Other Power Saving Options
The PSD7XX offers other reduced power saving options that are independent of the
Power Down or Sleep Mode. Except for the SRAM Standby and CSI input features, they are
enabled by setting bits in the PMMR 0 register.
J
CMiser Bit
The CMiser bit resides in PMMR0. This bit controls the AC power consumption and
access time of the EPROM and SRAM. When in 8 bit data bus mode and CMiser is set,
the PSD7XX will consume the lowest level of AC power. However, the access time will
be slower (see CMiser adder in timing parameters). When CMiser bit is off, the AC
power is higher and the PSD7XX will return to standard access time.
J
SRAM Standby Mode
The SRAM has a Vstby pin (PC2) that can be connected to a battery. When V
CC
becomes lower than Vstby then the PSD7XX will automatically connect the Vstby as
a power source to the SRAM. The SRAM Standby Current (Istby) is typically 0.5μA.
SRAM data retention voltage is 2V minimum.
J
The CSI Input
Pin PD2 of Port D can be configured in PSDsoft as the CSI input . When low, the signal
selects and enables the internal EPROM and SRAM for read or write operations.
A high on the CSI pin will disable the EPROM and SRAM and reduce the PSD power
consumption. However, the PLD remains operational when CSI is high.
J
Input Clock
The PSD7XX provides the option to turn off the CLKIN and the Supervisory Clock
input to the PLD to save AC power consumption. The CLKIN is an input to the PLD
AND array and the Output Micro
Cells. During power down or if any of the CLKIN
input is not being used as part of the PLD logic equation, the clock should be disabled
to save AC power.
The CLKIN will be disconnected from the PLD AND array or the Micro
Cells by
setting bit 4 or 5 to “1” in the PMMR0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD702S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD711S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD712S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD713S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD813F4 | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲器，256K位EEPROM，16K位SRAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD702S5-15L | 制造商:WSI 功能描述: |
| PSD705 | 制造商:PACELEADER 制造商全稱:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES |
| PSD706 | 制造商:PACELEADER 制造商全稱:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES |
| PSD711S5-15L | 制造商:WSI 功能描述: |
| PSD711S5-70L | 制造商:WSI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。