參數(shù)資料
型號(hào)： PSD503B1
英文描述： Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入)
中文描述： 現(xiàn)場可編程微控制器外圍設(shè)備（可編程邏輯，16K的位的SRAM，40余個(gè)可編程輸入/輸出，通用PLD的有61個(gè)輸入）
文件頁數(shù)： 83/130頁
文件大?。?/td> 704K
代理商： PSD503B1
PSD5XX Famly
6-83
Command Registers for Counter/Timers CMD0, CMD1, CMD2, CMD3:
Each of the Counter/Timer units (CTU) has one Command Register associated with it.
A description of these various CTU command bits is provided below. Refer to CSIOP
Tables 23 and 24 for their addresses and selection details. Figure 43 describes the
Command Register bits.
The following is the description of Counter/Timer0 CMD0 register bits. Bits in CMD1, CMD2
and CMD3 have similar descriptions. Refer to Figure 43 also.
Counter/Timer
Registers
(Cont.)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Enable/
Disable
Using
Pin,
PPLD
Macrocell
or
Software
Software
Gating
Bit for
Load/
Store cmd
Using Pin
or PPLD
Macrocell
Pin/
PPLD
Macrocell
Input
Polarity
Output
Polarity
Select
Counter
Increment/
Decrement
Mode
Select
NOTES:
1. At RESET these bits come up as 0s.
2. In WatchDog Mode, CMD2 register bits are Don’t Cares.
Mode Select Bit (0):
This bit selects the Counter/Timer0 operation mode. After
RESET Counter/Timer0 initializes in waveform/event count
mode. When this bit is set to
1: The Counter/Timer0 operates in Pulse/Time capture
modes.
0: The Counter/Timer0 operates in Waveform/Event count
modes.
NOTE:
See Table 24 for details of Timer mode set up.
Increment/Decrement Bit (1):
This bit is used to set the Counter/Timer in increment or
decrement mode. The RESET state is Decrement mode.
When this bit is set to
1: The Counter/Timer0 is in increment mode.
0: The Counter/Timer0 is in decrement mode.
NOTE:
In WatchDog mode Counter #2 is in decrement
mode only.
Select Counter Bit (2):
This bit is used to select or deselect Counter/Timer0.
At RESET this bit initializes as 0 which means
Counter/Timer0 is deselected. When this bit is set to
1: Counter/Timer0 is selected (counting enabled).
0: Counter/Timer0 is deselected (counting disabled).
After a Counter/Timer is started by the Global Command Register, it can be re-configured by
changing the individual Command Register. The steps to re-configure a Counter/Timer are:
1. Disable the Counter/Timer by writing a “0” to the Select Counter Bit (bit 2) of the
Command Register.
2. Change the Counter/Timer configuration by writing the new value (bit 2 remains at “0”)
to the Command Register.
3. Enable the Counter/Timer again by writing the new value with bit 2 set to “1” to the
Command Register.
相關(guān)PDF資料
PDF描述
PSD502B1-12U 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-204AE package; Similar to IRH7250 with optional Total Dose Rating of 1000kRads
PSD502B1-12UI 250V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57264SE with Standard Packaging
PSD502B1-15J 600V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package. Also available in Radiation Levels up to 300KRad.; Similar to IRHY67C30CM with Optional Total Dose Rating of 300kRads
PSD502B1-15JI 30V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package; Similar to IRHY57Z30CM with optional Total Dose Rating of 300kRads
PSD502B1-15LI 30V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package; A IRHY57Z30CM with Standard Packaging
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD503B1-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD503B1-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD503B1-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD503B1-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD503B1-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*