參數資料
型號： PSD413A1F
英文描述： Field Programmable Microcontroller Peripherals with Flash Memory(可編程邏輯，16K位SRAM,35個可編程I/O,通用PLD有59個輸入)
中文描述： 現場可編程微控制器外圍設備與快閃記憶體（可編程邏輯，16K的位的SRAM，35余個可編程輸入/輸出，通用PLD的有59個輸入）
文件頁數： 1/98頁
文件大?。?/td> 365K
代理商： PSD413A1F
Return to Main Menu
6-1
Key Features
Avance Information
Programmable Peripheral
PSD413F Family
Field-Programmable Microcontroller Peripherals
with Flash Memory
J
Family of Field Programmable Microcontroller Peripherals with 5 V Only Sector
Erase Flash Memory.
The PSD413F versions are pin and function compatible to the EPROM version of the
PSD4XX. This family enables the user to efficiently implement a highly integrated
embedded control system with In-System Programming of the Flash memory.
J
The PSD413F family has a variety of functions such as Zero-Power PLDs,
I/O Ports, Power Management, Separate Non-Volatile Boot Memory,
Flash EPROM and Scratch Pad SRAM.
J
Continuous MCU operation while Flash memory is being written or erased.
Continuous program execution can be done from the separate on-chip Boot memory
or SRAM.
J
Flexible decoding using the decoding PLD (DPLD), General Purpose PLD (GPLD)
and Page Register .
Allows the MCU to access the Flash memory as program store for regular execution
or data store for write/erase operations.
J
“No Glue-Logic” user-programmable MCU interface.
The PSD413F has an 8-bit data bus that can interface directly to an 8- or 16-bit
microcontroller with a multiplexed or non-multiplexed bus. The MCU interface bus
control logic can directly decode control signals generated by the 8031, 80196/8,
80186/8, 68HC11, 68HC16, 683XX, 16000, 3150, Z80, and Z8 architectures.
Extended address capability up to 24 bits of address space is included.
J
A range of ZPLD (Zero-Power PLD) architectures.
Up to 24 macrocells, 59 inputs and 126 output product terms. The PSD413F includes
two functional ZPLDs – DPLD & GPLD. These two ZPLDs enable the user to efficiently
implement a variety of state machines, logic functions, flexible address decoding and
control of the internal PSD413F functional blocks .
Introduction
The PSD413F family of products is the first PSD family to bring the benefits of in-system
programming to the embedded system designer. This new family is implemented with WSI’s
multi-chip module technology resulting in a compact PLCC package format. This PSD
series is pin-for-pin compatible with, and a sub-set of, the EPROM-based PSD413 series of
products.
The PSD413F combines the EPROM based PSD411A1 or PSD411A2 with an industry
standard 1 Mbit FLASH memory to bring the benefits of in-system programming to this
standard PSD architecture. The PLD, I/Os, and other programmable PSD features are
EPROM based and are programmed as OTP devices. Figure 1 is a block diagram of the
PSD413A2F.
相關PDF資料
PDF描述
PSD413F Field Programmable Microcontroller Peripherals with Flash Memory(可編程邏輯，16K位SRAM,35個可編程I/O,通用PLD有59個輸入)
PSD413A2F Field Programmable Microcontroller Peripherals with Flash Memory(可編程邏輯，16K位SRAM,35個可編程I/O,通用PLD有59個輸入)
PSD4235G2(中文) Flash In-System-Programmable Peripherals for 16-Bit MCUs(用于16位MCU的閃速在系統可編程外圍芯片)
PSD4235G2 Flash In-System-Programmable Peripherals for 16-Bit MCUs(用于16位MCU的閃速在系統可編程外圍芯片)
PSD4235G2 FLASH IN-SYSTEM PROGRAMMABLE (ISP) PERIPHERALS FOR 16-BIT MCUS (5V SUPPLY)
相關代理商/技術參數
參數描述
PSD413A2-C-70L 制造商:WSI 功能描述:
PSD4-16 制造商:Tamura Corporation of America 功能描述:
PSD4-20 制造商:MICROTRAN 功能描述:POWER TRANSFORMER, 6 VA
PSD4235G2-70U 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 4M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
PSD4235G2-90U 功能描述:CPLD - 復雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*